Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 23, 2026, 3:12:10 AM5.10 KiB
clockInfo.txtJul 23, 2026, 3:18:50 AM375 B
digilent_arty_a7_100t.bitJul 23, 2026, 3:20:04 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 23, 2026, 3:19:02 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 23, 2026, 3:19:01 AM33.64 KiB
digilent_arty_a7_drc.rptJul 23, 2026, 3:19:41 AM17.17 KiB
digilent_arty_a7_io.rptJul 23, 2026, 3:19:01 AM96.81 KiB
digilent_arty_a7_power.rptJul 23, 2026, 3:19:44 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 23, 2026, 3:19:40 AM651 B
digilent_arty_a7_timing.rptJul 23, 2026, 3:19:42 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 23, 2026, 3:19:01 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 23, 2026, 3:19:01 AM10.78 KiB
LICENSEJul 23, 2026, 3:12:04 AM11.09 KiB
processor_ci_defines.vhJul 23, 2026, 3:12:10 AM300 B
README.mdJul 23, 2026, 3:12:04 AM6.30 KiB