Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclSep 1, 2026, 3:12:11 AM5.10 KiB
clockInfo.txtSep 1, 2026, 3:19:06 AM375 B
digilent_arty_a7_100t.bitSep 1, 2026, 3:20:21 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 1, 2026, 3:19:17 AM23.67 KiB
digilent_arty_a7_control_sets.rptSep 1, 2026, 3:19:16 AM33.64 KiB
digilent_arty_a7_drc.rptSep 1, 2026, 3:19:59 AM17.14 KiB
digilent_arty_a7_io.rptSep 1, 2026, 3:19:16 AM96.81 KiB
digilent_arty_a7_power.rptSep 1, 2026, 3:20:01 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 1, 2026, 3:19:57 AM651 B
digilent_arty_a7_timing.rptSep 1, 2026, 3:20:00 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 1, 2026, 3:19:16 AM7.02 KiB
digilent_arty_a7_utilization_place.rptSep 1, 2026, 3:19:16 AM10.78 KiB
LICENSESep 1, 2026, 3:12:03 AM11.09 KiB
processor_ci_defines.vhSep 1, 2026, 3:12:11 AM300 B
README.mdSep 1, 2026, 3:12:03 AM6.30 KiB