Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclAug 5, 2026, 3:12:13 AM5.10 KiB
clockInfo.txtAug 5, 2026, 3:18:58 AM375 B
digilent_arty_a7_100t.bitAug 5, 2026, 3:20:14 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 5, 2026, 3:19:10 AM23.67 KiB
digilent_arty_a7_control_sets.rptAug 5, 2026, 3:19:09 AM33.64 KiB
digilent_arty_a7_drc.rptAug 5, 2026, 3:19:51 AM16.88 KiB
digilent_arty_a7_io.rptAug 5, 2026, 3:19:09 AM96.81 KiB
digilent_arty_a7_power.rptAug 5, 2026, 3:19:54 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 5, 2026, 3:19:50 AM651 B
digilent_arty_a7_timing.rptAug 5, 2026, 3:19:52 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 5, 2026, 3:19:09 AM7.02 KiB
digilent_arty_a7_utilization_place.rptAug 5, 2026, 3:19:09 AM10.78 KiB
LICENSEAug 5, 2026, 3:12:05 AM11.09 KiB
processor_ci_defines.vhAug 5, 2026, 3:12:13 AM300 B
README.mdAug 5, 2026, 3:12:05 AM6.30 KiB