Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclJul 30, 2026, 3:12:10 AM5.10 KiB
clockInfo.txtJul 30, 2026, 3:18:56 AM375 B
digilent_arty_a7_100t.bitJul 30, 2026, 3:20:13 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 30, 2026, 3:19:08 AM23.67 KiB
digilent_arty_a7_control_sets.rptJul 30, 2026, 3:19:07 AM33.64 KiB
digilent_arty_a7_drc.rptJul 30, 2026, 3:19:50 AM17.22 KiB
digilent_arty_a7_io.rptJul 30, 2026, 3:19:07 AM96.81 KiB
digilent_arty_a7_power.rptJul 30, 2026, 3:19:52 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 30, 2026, 3:19:48 AM651 B
digilent_arty_a7_timing.rptJul 30, 2026, 3:19:50 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 30, 2026, 3:19:07 AM7.02 KiB
digilent_arty_a7_utilization_place.rptJul 30, 2026, 3:19:07 AM10.78 KiB
LICENSEJul 30, 2026, 3:12:04 AM11.09 KiB
processor_ci_defines.vhJul 30, 2026, 3:12:10 AM300 B
README.mdJul 30, 2026, 3:12:04 AM6.30 KiB