Skip to content

Workspace

/ biriscv /
.git
.Xil
docs
src
tb
build_digilent_arty_a7_100t.tclSep 10, 2026, 3:12:18 AM5.10 KiB
clockInfo.txtSep 10, 2026, 3:18:58 AM375 B
digilent_arty_a7_100t.bitSep 10, 2026, 3:20:13 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 10, 2026, 3:19:11 AM23.67 KiB
digilent_arty_a7_control_sets.rptSep 10, 2026, 3:19:10 AM33.64 KiB
digilent_arty_a7_drc.rptSep 10, 2026, 3:19:51 AM16.83 KiB
digilent_arty_a7_io.rptSep 10, 2026, 3:19:10 AM96.81 KiB
digilent_arty_a7_power.rptSep 10, 2026, 3:19:53 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 10, 2026, 3:19:49 AM651 B
digilent_arty_a7_timing.rptSep 10, 2026, 3:19:52 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 10, 2026, 3:19:09 AM7.02 KiB
digilent_arty_a7_utilization_place.rptSep 10, 2026, 3:19:10 AM10.78 KiB
LICENSESep 10, 2026, 3:12:06 AM11.09 KiB
processor_ci_defines.vhSep 10, 2026, 3:12:18 AM300 B
README.mdSep 10, 2026, 3:12:06 AM6.30 KiB