Skip to content

Workspace

/ cv32e40p /
.git
.github
.Xil
bhv
ci
constraints
docs
example_tb
rtl
scripts
sva
util
.dir-locals.elSep 27, 2026, 4:01:09 AM422 B
.gitignoreSep 27, 2026, 4:01:09 AM262 B
.gitlab-ci.ymlSep 27, 2026, 4:01:09 AM257 B
.readthedocs.yamlSep 27, 2026, 4:01:09 AM499 B
.travis.ymlSep 27, 2026, 4:01:09 AM3.12 KiB
Bender.ymlSep 27, 2026, 4:01:09 AM1.95 KiB
build_digilent_arty_a7_100t.tclSep 27, 2026, 4:01:29 AM4.97 KiB
CITATION.cffSep 27, 2026, 4:01:09 AM1.39 KiB
clockInfo.txtSep 27, 2026, 4:02:47 AM375 B
CONTRIBUTING.mdSep 27, 2026, 4:01:09 AM3.80 KiB
cv32e40p_fpu_manifest.flistSep 27, 2026, 4:01:09 AM4.83 KiB
cv32e40p_manifest.flistSep 27, 2026, 4:01:09 AM2.46 KiB
digilent_arty_a7_100t.bitSep 27, 2026, 4:03:47 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 27, 2026, 4:02:54 AM17.81 KiB
digilent_arty_a7_control_sets.rptSep 27, 2026, 4:02:53 AM13.74 KiB
digilent_arty_a7_drc.rptSep 27, 2026, 4:03:27 AM2.34 KiB
digilent_arty_a7_io.rptSep 27, 2026, 4:02:53 AM96.81 KiB
digilent_arty_a7_power.rptSep 27, 2026, 4:03:28 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 27, 2026, 4:03:26 AM651 B
digilent_arty_a7_timing.rptSep 27, 2026, 4:03:27 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 27, 2026, 4:02:53 AM3.50 KiB
digilent_arty_a7_utilization_place.rptSep 27, 2026, 4:02:53 AM10.57 KiB
LICENSESep 27, 2026, 4:01:09 AM10.09 KiB
processor_ci_defines.vhSep 27, 2026, 4:01:29 AM300 B
python-requirements.txtSep 27, 2026, 4:01:09 AM164 B
README.mdSep 27, 2026, 4:01:09 AM5.64 KiB
src_files.ymlSep 27, 2026, 4:01:09 AM2.48 KiB