Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreJul 27, 2026, 4:34:09 AM216 B
book2pic.jpgJul 27, 2026, 4:34:09 AM69.45 KiB
bookpic.jpgJul 27, 2026, 4:34:09 AM71.73 KiB
build_digilent_arty_a7_100t.tclJul 27, 2026, 4:37:34 AM6.48 KiB
clockInfo.txtJul 27, 2026, 4:38:34 AM375 B
digilent_arty_a7_100t.bitJul 27, 2026, 4:39:32 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 27, 2026, 4:38:39 AM16.56 KiB
digilent_arty_a7_control_sets.rptJul 27, 2026, 4:38:39 AM12.95 KiB
digilent_arty_a7_drc.rptJul 27, 2026, 4:39:12 AM2.34 KiB
digilent_arty_a7_io.rptJul 27, 2026, 4:38:39 AM96.81 KiB
digilent_arty_a7_power.rptJul 27, 2026, 4:39:13 AM8.59 KiB
digilent_arty_a7_route_status.rptJul 27, 2026, 4:39:11 AM651 B
digilent_arty_a7_timing.rptJul 27, 2026, 4:39:12 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 27, 2026, 4:38:39 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJul 27, 2026, 4:38:39 AM10.57 KiB
LICENSEJul 27, 2026, 4:34:09 AM11.09 KiB
processor_ci_defines.vhJul 27, 2026, 4:37:34 AM300 B
README.mdJul 27, 2026, 4:34:09 AM8.75 KiB