Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e200_opensource /
.git
.Xil
boards
doc
fpga
prebuilt_tools
riscv-tools
rtl/e203
sirv-e-sdk
tb
vsim
.gitignoreAug 30, 2026, 4:33:46 AM216 B
book2pic.jpgAug 30, 2026, 4:33:47 AM69.45 KiB
bookpic.jpgAug 30, 2026, 4:33:47 AM71.73 KiB
build_digilent_arty_a7_100t.tclAug 30, 2026, 4:37:30 AM6.48 KiB
clockInfo.txtAug 30, 2026, 4:38:29 AM375 B
digilent_arty_a7_100t.bitAug 30, 2026, 4:39:24 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 30, 2026, 4:38:34 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 30, 2026, 4:38:33 AM12.95 KiB
digilent_arty_a7_drc.rptAug 30, 2026, 4:39:05 AM2.34 KiB
digilent_arty_a7_io.rptAug 30, 2026, 4:38:33 AM96.81 KiB
digilent_arty_a7_power.rptAug 30, 2026, 4:39:06 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 30, 2026, 4:39:04 AM651 B
digilent_arty_a7_timing.rptAug 30, 2026, 4:39:05 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 30, 2026, 4:38:33 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 30, 2026, 4:38:33 AM10.57 KiB
LICENSEAug 30, 2026, 4:33:46 AM11.09 KiB
processor_ci_defines.vhAug 30, 2026, 4:37:30 AM300 B
README.mdAug 30, 2026, 4:33:46 AM8.75 KiB