Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreAug 29, 2026, 3:18:08 AM46 B
build_digilent_arty_a7_100t.tclAug 29, 2026, 3:20:25 AM8.34 KiB
clockInfo.txtAug 29, 2026, 3:21:28 AM375 B
digilent_arty_a7_100t.bitAug 29, 2026, 3:22:31 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 29, 2026, 3:21:37 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 29, 2026, 3:21:36 AM12.95 KiB
digilent_arty_a7_drc.rptAug 29, 2026, 3:22:11 AM2.34 KiB
digilent_arty_a7_io.rptAug 29, 2026, 3:21:36 AM96.81 KiB
digilent_arty_a7_power.rptAug 29, 2026, 3:22:12 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 29, 2026, 3:22:10 AM651 B
digilent_arty_a7_timing.rptAug 29, 2026, 3:22:12 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 29, 2026, 3:21:36 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 29, 2026, 3:21:36 AM10.57 KiB
e203_core.coreAug 29, 2026, 3:18:08 AM2.49 KiB
e203_soc.coreAug 29, 2026, 3:18:08 AM4.26 KiB
LICENSEAug 29, 2026, 3:18:08 AM11.09 KiB
processor_ci_defines.vhAug 29, 2026, 3:20:25 AM300 B
README.mdAug 29, 2026, 3:18:08 AM4.58 KiB