DIRCj,8j,8!p@oQM8~ 0~~əLICENSEj,8j,8!TirIm /+VeXTProject/Components/ALU.vhdj,8j,8!TJ:Sa.խ(w9!Project/Components/EX_MEM_DIV.vhdj,8j,8!T#Mn*u>U}] Project/Components/ID_EX_DIV.vhdj,8j,8!T_,< =/8!ϼ Project/Components/IF_ID_DIV.vhdj,8j,8!T 6 JmJ.c!Project/Components/MEM_WB_DIV.vhdj,8j,8!TkLh+} ӱ XProject/Components/adder.vhdj,8j,8!TO8W-M;Z~P΅ԏ W!Project/Components/controller.vhdj,8j,8!TA/ ? HHProject/Components/datamem.vhdj,8j,8!T&;V zuOlm((Project/Components/datamem_interface.vhdj,8j,8!T(wXHG#S<Project/Components/datapath.vhdj,8j,8!Tw",.G:,1$Project/Components/flushing_unit.vhdj,8j,8!T 8+qX_kjLNJ./L&Project/Components/forwarding_unit.vhdj,8j,8!T9p0b 1|/ͯ^'Project/Components/jump_target_unit.vhdj,8j,8!T9Gms"ֺ\&Project/Components/microcontroller.vhdj,8j,8!Tb(G~y}ፈNProject/Components/mux_2_1.vhdj,8j,8!T2?=*>4O؛Project/Components/mux_32_1.vhdj,8j,8!TY 6kظ ? Project/Components/mux_3_1.vhdj,8j,8!T7n$z~ЮOProject/Components/mux_5_1.vhdj,8j,8!T>/ftʤp(Project/Components/progmem_interface.vhdj,8j,8!T =*%_ǐ'&Project/Components/program_counter.vhdj,8j,8!T=$:M~ ~D#-6JProject/Components/reg1b.vhdj,8j,8!TxfRRJ~>g7o!Project/Components/reg2b.vhdj,8j,8!ToKa>z? g Project/Components/reg32b.vhdj,8j,8!U'b 4V }WTd*Project/Components/reg32b_falling_edge.vhdj,8j,8!Uz_q=›{#*T4Project/Components/reg3b.vhdj,8j,8!U|w*`[Q-5.*Project/Components/reg4b.vhdj,8j,8!U ~'7Ǟ.vZ%Project/Components/reg5b.vhdj,8j,8!U'_8T`<d{\$Project/Components/register_file.vhdj,8j,8!V&!N2=z_eZ4Quartus/riscv_microcontroller/db/altsyncram_0ed1.tdfj,8j,8!V(] xi&!3EC4Quartus/riscv_microcontroller/db/altsyncram_11h1.tdfj,8j,8!V)qPͲU` Ǽ&ɂ׮4Quartus/riscv_microcontroller/db/altsyncram_3de1.tdfj,8j,8!V* 76D8su4Quartus/riscv_microcontroller/db/altsyncram_5gs3.tdfj,8j,8!V,f d;y"u1־#4Quartus/riscv_microcontroller/db/altsyncram_66s3.tdfj,8j,8!V-0[KUC-^o 4Quartus/riscv_microcontroller/db/altsyncram_a4d1.tdfj,8j,8!V.'N~*..C㺔4Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdfj,8j,8!V/t.#}Gμ4Quartus/riscv_microcontroller/db/altsyncram_d9h1.tdfj,8j,8!V0(QCѤS$`@.9'4Quartus/riscv_microcontroller/db/altsyncram_mbe1.tdfj,8j,8!V2y x qdHbLVYML4Quartus/riscv_microcontroller/db/altsyncram_oig1.tdfj,8j,8!V3 }Q;Z}LI/Quartus/riscv_microcontroller/db/decode_eca.tdfj,8j,8!V4 v ۇLI /Quartus/riscv_microcontroller/db/decode_l0b.tdfj,8j,8!V5⛲CK)wZS9Quartus/riscv_microcontroller/db/logic_util_heursitic.datjjjj!V6'^1JQ"Tt,Quartus/riscv_microcontroller/db/mux_5rb.tdfjjjj!V7 jgzއ9*t,Quartus/riscv_microcontroller/db/mux_isb.tdfjjjj!V8Zuh썁HnKHRjDQuartus/riscv_microcontroller/db/prev_cmp_riscv_microcontroller.qmsgjjjj!V9 2(vc$>Quartus/riscv_microcontroller/db/riscv_microcontroller.db_infojjjj!V:#Pw~ăKQuartus/riscv_microcontroller/db/riscv_microcontroller.sld_design_entry.scijjjj!V;{$ 0HwJQuartus/riscv_microcontroller/db/riscv_microcontroller_partition_pins.jsonjjjj!V=M^Y0MpqN6Quartus/riscv_microcontroller/greybox_tmp/cbx_args.txtjjjj!V>/BR:sRy1qY&rX1Quartus/riscv_microcontroller/microcontroller.vwfjjjj!V?Ȝ܉CX郙q`k6Quartus/riscv_microcontroller/microcontroller.vwf.tempjjjj!V@7s:.e@ ݍ)Quartus/riscv_microcontroller/progmem.cmpjjjj!VBb%zwE0&R|gs2)Quartus/riscv_microcontroller/progmem.mifjjjj!VD]h ۠Wk)Quartus/riscv_microcontroller/progmem.qipjjjj!VE^?lw[/Sc o)Quartus/riscv_microcontroller/progmem.vhdj:j:!VF3ǀ\ap9\Zs~7Quartus/riscv_microcontroller/riscv_microcontroller.pngj:j:!VGv B@zK۩7Quartus/riscv_microcontroller/riscv_microcontroller.qpfj:j:!VHemWkHk7Quartus/riscv_microcontroller/riscv_microcontroller.qsfj:j:!VIR߃85W·*&7Quartus/riscv_microcontroller/riscv_microcontroller.qwsj:j:!VJ׮c?}1+,|;KQuartus/riscv_microcontroller/riscv_microcontroller_assignment_defaults.qdfj:j:!VNgB \v{8˼MQuartus/riscv_microcontroller/riscv_microcontroller_nativelink_simulation.rptj:j:!VS;"ƐcOi4 4HQuartus/riscv_microcontroller/simulation/modelsim/microcontroller.vwf.doj:j:!V`1g#>0<9HQuartus/riscv_microcontroller/simulation/modelsim/microcontroller.vwf.vtj:j:!Ve*7)H I>my5?Ȓ>Quartus/riscv_microcontroller/simulation/modelsim/modelsim.inij:j:!Vf>hoi \g.g,aAQuartus/riscv_microcontroller/simulation/modelsim/msim_transcriptj:j:!Vh+ qڧliJQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller.vojFtjFt!Vk@M7ޭim4r Kn [Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_0c_slow.vojj!Vn$b&#XG gݷt GI ^Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_0c_v_slow.sdojj!Vo@Mn&3aNh_+jH\Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_85c_slow.vojj!Vp$Eϳ*s48)U a8_Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_7_1200mv_85c_v_slow.sdojgjg!Vq@Mf6&>T*Wa|]Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_min_1200mv_0c_fast.voj k˹j k˹!Vr#a(Ob⻂gY`Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_min_1200mv_0c_v_fast.sdoj k˹j k˹!VsF.qK|8^TQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_modelsim.xrfj k˹j k˹!VtGs6&+yE<\Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.doj k˹j k˹!Vu[PE3OrE&\oZϜ`c`Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bakj k˹j k˹!Vv[Q0 C1\i柈aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak1j k˹j k˹!Vw[Q0 C1\i柈aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak2j k˹j k˹!VxGs6&+yE<aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak3j j !Vy$o>d:Ǥڶ>oNMQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_v.sdoj j !V{sqؓ?v]'-f$@Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/_infoj j !V|/~r?ޠYR^]AQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/_vmakej j !V~]xyIxEOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/_primary.datj j !V6Xa]qHcnd[HOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/_primary.dbsj j !VT܁D]OJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.datj j !V#l499ASք5%JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.dbsj j !V^Et-3?zJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.prwj j !V"BEʖz1w񯒹XJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.psmj j !V;,JU'kO I$eQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.datj j !VIPm WX&eQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.dbsj j !VcK "gwxeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.vhdj j !V>#gܰ-R$(dQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/verilog.prwj _]j _]!V+8[e`,-!dQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/verilog.psmj _]j _]!V&)ا2C<fQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.datj _]j _]!V[ ,+_&WfQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.dbsj _]j _]!V w24zc•p]fQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.vhdj _]j _]!VXoǮ!Ҥ$ f|aeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/verilog.prwj _]j _]!V07Aa3 **'&,U aeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/verilog.psmj _]j _]!V J ݑ-I.Y1 cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.datj _]j _]!VR48zߟu[: K)cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.dbsj _]j _]!VrX8?U41\cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.vhdj _]j _]!VÕU WfgbQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/verilog.prwj _]j _]!V>Wlv @ElB8nG-:bQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/verilog.psmj _]j _]!Vp9j yPo#FMSPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/mux_32_1/_primary.datj _]j _]!V6.?4 bltffzPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/mux_32_1/_primary.dbsj _]j _]!V]ۭ e=\qOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/_primary.datj _]j _]!V6ϥ6. xTOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/_primary.dbsj _]j _]!VԾEl)8 K"JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.datj _]j _]!VS$&'z?YV7 JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.dbsj _]j _]!Vֵy9\*SƼbOu<JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.prwj _]j _]!V$@y;^$/6siJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.psmj _]j _]!V"+q`2dnuzWQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/_primary.datj _]j _]!Vs_3iD&QOWQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/_primary.dbsj _]j _]!Vkڴ[xFizNuXYQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.datj _]j _]!V!t >2!YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.dbsj _]j _]!VޅV.5@ЀīG{<YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.prwj _]j _]!V!i#k_t&)#YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.psmj _]j _]!VAi ]Fgf=vvMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/_primary.datj _]j _]!VJg5% RzkuMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/_primary.dbsj _]j _]!VFhQ[ `m1%BPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.datj _]j _]!VCPL SȓnPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.dbsj _]j _]!V viny |PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.prwj _]j _]!VxI@A, &G-[PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.psmj _]j _]!V X8 8Hi{^Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg32b_falling_edge/description.prwj _]j _]!V8yV\?T7,XK%^Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg32b_falling_edge/description.psmj _]j _]!VsRwqB40yβMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/_primary.datj _]j _]!V/2R]*=S~GMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/_primary.dbsj _]j _]!Vj1 T4twPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.datj _]j _]!Vn%t㈅Н5{b7PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.dbsj _]j _]!V5GJ$em=W4(PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.prwj _]j _]!V8#T]؁ƈ~PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.psmj _]j _]!V8ēUz?GMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/_primary.datj _]j _]!V=bKo'?3n8MQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/_primary.dbsj _]j _]!Vk`+ἅ+X"ř683PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.datj _]j _]!V!Y99M3$uTPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.dbsj _]j _]!V5tA{#~ZT(fakPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.prwj _]j _]!VH}zOw/TMu HIoPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.psmj _]j _]!Vj:#۬ zNEuE;Quartus/riscv_microcontroller/simulation/modelsim/tcc/_infoj _]j _]!VG:jw0C$w#lEQuartus/riscv_microcontroller/simulation/qsim/microcontroller.vwf.vhtj _]j _]!VH iFQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller.voj Rj R!V>t;TXsd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190715215848.sim.vwfj Rj R!W!BY\:S2VO\PZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722130516.sim.vwfj Rj R!WA@2pJ]8j5BZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722130822.sim.vwfj Rj R!W)}tl4}~m ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722131138.sim.vwfj Rj R!W)}tl4}~m ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804203927.sim.vwfj Rj R!W}<4՘nqn $'rZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804204725.sim.vwfj Rj R!W ! >sd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804205247.sim.vwfj Rj R!W ! >sd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804212747.sim.vwfj \j \!W )z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804213616.sim.vwfj \j \!W )z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190807201718.sim.vwfj \j \!W)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190811210705.sim.vwfj \j \!WSl{2KJVUxZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813215442.sim.vwfj \j \!W"\@hv|)!>ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813222142.sim.vwfj \j \!W"\@hv|)!>ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813231139.sim.vwfj \j \!W(fZJЈIl)=$@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190814171845.sim.vwfj \j \!W e- c2ԇ+{+s~PQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_modelsim.xrfj d:Ǥڶ>oNIQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_v.sdoj NQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/verilog.psmj4"j4"!WMI;{(!ӜH[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/_primary.datj4"j4"!WNN[]ݮG7qrƊ~[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/_primary.dbsj4"j4"!WO d5U gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.datj4"j4"!WP*K7_T}Y)gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.dbsj4"j4"!WQH_+fʹG=˃vUM[JrgQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.prwj4"j4"!WTIH^0(:"&LXRz#gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.psmj4"j4"!WXzYY)} f]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.datj4"j4"!W[[%{4 ~kN^]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.dbsj4"j4"!W\NU%d]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.vhdj4"j4"!W]8' -3nAms\Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/verilog.prwjq,Bjq,B!Wab5!ߦ1r0  [Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.datjq,Bjq,B!Wm GUگkҙ#3[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.dbsjq,Bjq,B!WorX8?U41\[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.vhdjq,Bjq,B!Wp"v8QZQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/verilog.prwjq,Bjq,B!Wq<8 [KRZQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/verilog.psmj5j5!WtGHQuartus211 1 ;!UE(sbB_V riscv_microcontroller211 3 $C"JQ^ db19 0 LPLL?ϳ4Rusimulation179 2 ۡyB[|߾w=*8v3qsim85 1 {YՑI ~ lWwork52 9 Wkyq_ч?TY 1microcontroller9 0 7eX*{@wV riscv_microcontroller5 0 |u@ykXmicrocontroller_vhd_vec_tst6 0 ٰH(ۼϯJKI microcontroller_vlg_vec_tst5 0 ynU.d\<6Opmicrocontroller_vlg_check_tst5 0 -SAcƝ @%Tx]microcontroller_vlg_sample_tst5 0 i'aֶˍGriscv_microcontroller_vlg_vec_tst5 0 ԕ\o|?լF߸zriscv_microcontroller_vlg_check_tst5 0 #ʱ(1VVmicrocontroller_vlg_check_tst5 0 yHYL5֊,microcontroller_vlg_sample_tst5 0 iLlK Ou ugreybox_tmp1 0 ?XCb"t2 ʤ`2fN