![[Jenkins]](/jenkins/static/b6fe011e/images/svgs/logo.svg){kind=logo}
Workspace
| .git | ||||
| .Xil | ||||
| doc | ||||
| fpga | ||||
| openocd | ||||
| simulation/modelsim | ||||
| tools | ||||
| verilog | ||||
| workspace | ||||
| build_digilent_arty_a7_100t.tcl | Sep 14, 2026, 5:19:25 AM | 3.05 KiB | ||
| LICENSE | Sep 14, 2026, 5:19:16 AM | 1.30 KiB | ||
| processor_ci_defines.vh | Sep 14, 2026, 5:19:25 AM | 300 B | ||
| README.md | Sep 14, 2026, 5:19:16 AM | 11.34 KiB | ||