Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreSep 10, 2026, 5:13:09 AM6 B
build_digilent_arty_a7_100t.tclSep 10, 2026, 5:13:31 AM6.50 KiB
clockInfo.txtSep 10, 2026, 5:15:37 AM375 B
digilent_arty_a7_100t.bitSep 10, 2026, 5:16:53 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 10, 2026, 5:15:50 AM21.62 KiB
digilent_arty_a7_control_sets.rptSep 10, 2026, 5:15:49 AM44.83 KiB
digilent_arty_a7_drc.rptSep 10, 2026, 5:16:31 AM9.56 KiB
digilent_arty_a7_io.rptSep 10, 2026, 5:15:49 AM96.81 KiB
digilent_arty_a7_power.rptSep 10, 2026, 5:16:33 AM8.90 KiB
digilent_arty_a7_route_status.rptSep 10, 2026, 5:16:29 AM651 B
digilent_arty_a7_timing.rptSep 10, 2026, 5:16:31 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 10, 2026, 5:15:48 AM13.56 KiB
digilent_arty_a7_utilization_place.rptSep 10, 2026, 5:15:49 AM11.30 KiB
JenkinsfileSep 10, 2026, 5:13:09 AM1.93 KiB
LICENSESep 10, 2026, 5:13:09 AM14.20 KiB
mor1kx.coreSep 10, 2026, 5:13:09 AM6.35 KiB
processor_ci_defines.vhSep 10, 2026, 5:13:31 AM300 B
README.mdSep 10, 2026, 5:13:09 AM10.33 KiB