Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreAug 6, 2026, 5:13:04 AM6 B
build_digilent_arty_a7_100t.tclAug 6, 2026, 5:13:11 AM6.50 KiB
clockInfo.txtAug 6, 2026, 5:15:22 AM375 B
digilent_arty_a7_100t.bitAug 6, 2026, 5:16:41 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 6, 2026, 5:15:35 AM21.62 KiB
digilent_arty_a7_control_sets.rptAug 6, 2026, 5:15:34 AM44.83 KiB
digilent_arty_a7_drc.rptAug 6, 2026, 5:16:17 AM9.56 KiB
digilent_arty_a7_io.rptAug 6, 2026, 5:15:34 AM96.81 KiB
digilent_arty_a7_power.rptAug 6, 2026, 5:16:20 AM8.90 KiB
digilent_arty_a7_route_status.rptAug 6, 2026, 5:16:15 AM651 B
digilent_arty_a7_timing.rptAug 6, 2026, 5:16:18 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 6, 2026, 5:15:34 AM13.56 KiB
digilent_arty_a7_utilization_place.rptAug 6, 2026, 5:15:34 AM11.30 KiB
JenkinsfileAug 6, 2026, 5:13:04 AM1.93 KiB
LICENSEAug 6, 2026, 5:13:04 AM14.20 KiB
mor1kx.coreAug 6, 2026, 5:13:04 AM6.35 KiB
processor_ci_defines.vhAug 6, 2026, 5:13:11 AM300 B
README.mdAug 6, 2026, 5:13:04 AM10.33 KiB