Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreJul 30, 2026, 5:13:12 AM6 B
build_digilent_arty_a7_100t.tclJul 30, 2026, 5:13:29 AM6.50 KiB
clockInfo.txtJul 30, 2026, 5:15:36 AM375 B
digilent_arty_a7_100t.bitJul 30, 2026, 5:16:58 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 30, 2026, 5:15:50 AM21.62 KiB
digilent_arty_a7_control_sets.rptJul 30, 2026, 5:15:49 AM44.83 KiB
digilent_arty_a7_drc.rptJul 30, 2026, 5:16:34 AM9.56 KiB
digilent_arty_a7_io.rptJul 30, 2026, 5:15:49 AM96.81 KiB
digilent_arty_a7_power.rptJul 30, 2026, 5:16:38 AM8.90 KiB
digilent_arty_a7_route_status.rptJul 30, 2026, 5:16:33 AM651 B
digilent_arty_a7_timing.rptJul 30, 2026, 5:16:35 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 30, 2026, 5:15:48 AM13.56 KiB
digilent_arty_a7_utilization_place.rptJul 30, 2026, 5:15:49 AM11.30 KiB
JenkinsfileJul 30, 2026, 5:13:12 AM1.93 KiB
LICENSEJul 30, 2026, 5:13:12 AM14.20 KiB
mor1kx.coreJul 30, 2026, 5:13:12 AM6.35 KiB
processor_ci_defines.vhJul 30, 2026, 5:13:29 AM300 B
README.mdJul 30, 2026, 5:13:12 AM10.33 KiB