Skip to content
[Jenkins]Jenkins
log in

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreSep 5, 2026, 5:13:05 AM6 B
build_digilent_arty_a7_100t.tclSep 5, 2026, 5:13:12 AM6.50 KiB
clockInfo.txtSep 5, 2026, 5:15:18 AM375 B
digilent_arty_a7_100t.bitSep 5, 2026, 5:16:35 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 5, 2026, 5:15:31 AM21.62 KiB
digilent_arty_a7_control_sets.rptSep 5, 2026, 5:15:30 AM44.83 KiB
digilent_arty_a7_drc.rptSep 5, 2026, 5:16:12 AM9.56 KiB
digilent_arty_a7_io.rptSep 5, 2026, 5:15:30 AM96.81 KiB
digilent_arty_a7_power.rptSep 5, 2026, 5:16:15 AM8.90 KiB
digilent_arty_a7_route_status.rptSep 5, 2026, 5:16:11 AM651 B
digilent_arty_a7_timing.rptSep 5, 2026, 5:16:13 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 5, 2026, 5:15:30 AM13.56 KiB
digilent_arty_a7_utilization_place.rptSep 5, 2026, 5:15:30 AM11.30 KiB
JenkinsfileSep 5, 2026, 5:13:05 AM1.93 KiB
LICENSESep 5, 2026, 5:13:05 AM14.20 KiB
mor1kx.coreSep 5, 2026, 5:13:05 AM6.35 KiB
processor_ci_defines.vhSep 5, 2026, 5:13:12 AM300 B
README.mdSep 5, 2026, 5:13:05 AM10.33 KiB