Skip to content

Workspace

/ mriscv /
.git
.Xil
board
mriscv_apb
mriscv_axi
mriscvcore
.gitignoreAug 5, 2026, 4:39:38 AM537 B
.gitmodulesAug 5, 2026, 4:39:38 AM95 B
build_digilent_arty_a7_100t.tclAug 5, 2026, 4:40:16 AM2.93 KiB
clockInfo.txtAug 5, 2026, 4:41:32 AM375 B
demo1.pdfAug 5, 2026, 4:39:38 AM571.17 KiB
digilent_arty_a7_100t.bitAug 5, 2026, 4:42:39 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 5, 2026, 4:41:43 AM20.75 KiB
digilent_arty_a7_control_sets.rptAug 5, 2026, 4:41:42 AM20.83 KiB
digilent_arty_a7_drc.rptAug 5, 2026, 4:42:19 AM17.11 KiB
digilent_arty_a7_io.rptAug 5, 2026, 4:41:42 AM96.81 KiB
digilent_arty_a7_power.rptAug 5, 2026, 4:42:20 AM8.83 KiB
digilent_arty_a7_route_status.rptAug 5, 2026, 4:42:17 AM651 B
digilent_arty_a7_timing.rptAug 5, 2026, 4:42:19 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 5, 2026, 4:41:42 AM7.67 KiB
digilent_arty_a7_utilization_place.rptAug 5, 2026, 4:41:42 AM10.74 KiB
fully-synthesized-trng.pdfAug 5, 2026, 4:39:38 AM1.02 MiB
LICENSEAug 5, 2026, 4:39:38 AM2.43 KiB
mriscv.jpgAug 5, 2026, 4:39:38 AM44.89 KiB
mriscv.pdfAug 5, 2026, 4:39:38 AM3.79 MiB
PID4063257.pdfAug 5, 2026, 4:39:38 AM297.13 KiB
processor_ci_defines.vhAug 5, 2026, 4:40:16 AM300 B
README.mdAug 5, 2026, 4:39:38 AM2.12 KiB