Skip to content
[Jenkins]Jenkins
log in

Workspace

/ mriscv /
.git
.Xil
board
mriscv_apb
mriscv_axi
mriscvcore
.gitignoreSep 9, 2026, 4:39:36 AM537 B
.gitmodulesSep 9, 2026, 4:39:36 AM95 B
build_digilent_arty_a7_100t.tclSep 9, 2026, 4:40:15 AM2.93 KiB
clockInfo.txtSep 9, 2026, 4:41:31 AM375 B
demo1.pdfSep 9, 2026, 4:39:36 AM571.17 KiB
digilent_arty_a7_100t.bitSep 9, 2026, 4:42:33 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 9, 2026, 4:41:38 AM20.75 KiB
digilent_arty_a7_control_sets.rptSep 9, 2026, 4:41:37 AM20.83 KiB
digilent_arty_a7_drc.rptSep 9, 2026, 4:42:13 AM17.11 KiB
digilent_arty_a7_io.rptSep 9, 2026, 4:41:37 AM96.81 KiB
digilent_arty_a7_power.rptSep 9, 2026, 4:42:14 AM8.83 KiB
digilent_arty_a7_route_status.rptSep 9, 2026, 4:42:11 AM651 B
digilent_arty_a7_timing.rptSep 9, 2026, 4:42:13 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 9, 2026, 4:41:37 AM7.67 KiB
digilent_arty_a7_utilization_place.rptSep 9, 2026, 4:41:37 AM10.74 KiB
fully-synthesized-trng.pdfSep 9, 2026, 4:39:36 AM1.02 MiB
LICENSESep 9, 2026, 4:39:36 AM2.43 KiB
mriscv.jpgSep 9, 2026, 4:39:36 AM44.89 KiB
mriscv.pdfSep 9, 2026, 4:39:36 AM3.79 MiB
PID4063257.pdfSep 9, 2026, 4:39:36 AM297.13 KiB
processor_ci_defines.vhSep 9, 2026, 4:40:15 AM300 B
README.mdSep 9, 2026, 4:39:36 AM2.12 KiB