Skip to content
[Jenkins]Jenkins
log in

Workspace

/ mriscv /
.git
.Xil
board
mriscv_apb
mriscv_axi
mriscvcore
.gitignoreSep 1, 2026, 4:40:10 AM537 B
.gitmodulesSep 1, 2026, 4:40:10 AM95 B
build_digilent_arty_a7_100t.tclSep 1, 2026, 4:40:49 AM2.93 KiB
clockInfo.txtSep 1, 2026, 4:42:06 AM375 B
demo1.pdfSep 1, 2026, 4:40:10 AM571.17 KiB
digilent_arty_a7_100t.bitSep 1, 2026, 4:43:11 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 1, 2026, 4:42:15 AM20.75 KiB
digilent_arty_a7_control_sets.rptSep 1, 2026, 4:42:15 AM20.83 KiB
digilent_arty_a7_drc.rptSep 1, 2026, 4:42:50 AM17.11 KiB
digilent_arty_a7_io.rptSep 1, 2026, 4:42:15 AM96.81 KiB
digilent_arty_a7_power.rptSep 1, 2026, 4:42:52 AM8.83 KiB
digilent_arty_a7_route_status.rptSep 1, 2026, 4:42:49 AM651 B
digilent_arty_a7_timing.rptSep 1, 2026, 4:42:51 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 1, 2026, 4:42:15 AM7.67 KiB
digilent_arty_a7_utilization_place.rptSep 1, 2026, 4:42:15 AM10.74 KiB
fully-synthesized-trng.pdfSep 1, 2026, 4:40:10 AM1.02 MiB
LICENSESep 1, 2026, 4:40:10 AM2.43 KiB
mriscv.jpgSep 1, 2026, 4:40:10 AM44.89 KiB
mriscv.pdfSep 1, 2026, 4:40:10 AM3.79 MiB
PID4063257.pdfSep 1, 2026, 4:40:10 AM297.13 KiB
processor_ci_defines.vhSep 1, 2026, 4:40:49 AM300 B
README.mdSep 1, 2026, 4:40:10 AM2.12 KiB