Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreAug 4, 2026, 4:18:29 AM34 B
.gitlab-ci.ymlAug 4, 2026, 4:18:29 AM2.53 KiB
build_digilent_arty_a7_100t.tclAug 4, 2026, 4:25:54 AM5.17 KiB
clockInfo.txtAug 4, 2026, 4:26:52 AM375 B
create-archive.pyAug 4, 2026, 4:18:29 AM1.54 KiB
digilent_arty_a7_100t.bitAug 4, 2026, 4:27:48 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 4, 2026, 4:26:56 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 4, 2026, 4:26:56 AM12.95 KiB
digilent_arty_a7_drc.rptAug 4, 2026, 4:27:29 AM2.34 KiB
digilent_arty_a7_io.rptAug 4, 2026, 4:26:56 AM96.81 KiB
digilent_arty_a7_power.rptAug 4, 2026, 4:27:29 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 4, 2026, 4:27:28 AM651 B
digilent_arty_a7_timing.rptAug 4, 2026, 4:27:29 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 4, 2026, 4:26:56 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 4, 2026, 4:26:56 AM10.57 KiB
generate-scripts.pyAug 4, 2026, 4:18:29 AM2.37 KiB
ips_list.ymlAug 4, 2026, 4:18:29 AM1.24 KiB
LICENSEAug 4, 2026, 4:18:29 AM10.15 KiB
processor_ci_defines.vhAug 4, 2026, 4:25:54 AM300 B
README.mdAug 4, 2026, 4:18:29 AM7.75 KiB
update-ips.pyAug 4, 2026, 4:18:29 AM2.87 KiB