Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreAug 1, 2026, 4:18:50 AM34 B
.gitlab-ci.ymlAug 1, 2026, 4:18:50 AM2.53 KiB
build_digilent_arty_a7_100t.tclAug 1, 2026, 4:26:08 AM5.17 KiB
clockInfo.txtAug 1, 2026, 4:27:05 AM375 B
create-archive.pyAug 1, 2026, 4:18:50 AM1.54 KiB
digilent_arty_a7_100t.bitAug 1, 2026, 4:28:00 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 1, 2026, 4:27:09 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 1, 2026, 4:27:09 AM12.95 KiB
digilent_arty_a7_drc.rptAug 1, 2026, 4:27:41 AM2.34 KiB
digilent_arty_a7_io.rptAug 1, 2026, 4:27:09 AM96.81 KiB
digilent_arty_a7_power.rptAug 1, 2026, 4:27:42 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 1, 2026, 4:27:40 AM651 B
digilent_arty_a7_timing.rptAug 1, 2026, 4:27:41 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 1, 2026, 4:27:09 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 1, 2026, 4:27:09 AM10.57 KiB
generate-scripts.pyAug 1, 2026, 4:18:50 AM2.37 KiB
ips_list.ymlAug 1, 2026, 4:18:50 AM1.24 KiB
LICENSEAug 1, 2026, 4:18:50 AM10.15 KiB
processor_ci_defines.vhAug 1, 2026, 4:26:08 AM300 B
README.mdAug 1, 2026, 4:18:50 AM7.75 KiB
update-ips.pyAug 1, 2026, 4:18:50 AM2.87 KiB