Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreApr 17, 2026, 4:18:36 AM34 B
.gitlab-ci.ymlApr 17, 2026, 4:18:36 AM2.53 KiB
build_digilent_arty_a7_100t.tclApr 17, 2026, 4:25:37 AM5.17 KiB
clockInfo.txtApr 17, 2026, 4:26:35 AM375 B
create-archive.pyApr 17, 2026, 4:18:36 AM1.54 KiB
digilent_arty_a7_100t.bitApr 17, 2026, 4:27:23 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 17, 2026, 4:26:39 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 17, 2026, 4:26:39 AM12.95 KiB
digilent_arty_a7_drc.rptApr 17, 2026, 4:27:11 AM2.34 KiB
digilent_arty_a7_io.rptApr 17, 2026, 4:26:39 AM96.81 KiB
digilent_arty_a7_power.rptApr 17, 2026, 4:27:11 AM8.59 KiB
digilent_arty_a7_route_status.rptApr 17, 2026, 4:27:10 AM651 B
digilent_arty_a7_timing.rptApr 17, 2026, 4:27:11 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 17, 2026, 4:26:39 AM3.22 KiB
digilent_arty_a7_utilization_place.rptApr 17, 2026, 4:26:39 AM10.57 KiB
generate-scripts.pyApr 17, 2026, 4:18:36 AM2.37 KiB
ips_list.ymlApr 17, 2026, 4:18:36 AM1.24 KiB
LICENSEApr 17, 2026, 4:18:36 AM10.15 KiB
processor_ci_defines.vhApr 17, 2026, 4:25:37 AM300 B
README.mdApr 17, 2026, 4:18:36 AM7.75 KiB
update-ips.pyApr 17, 2026, 4:18:36 AM2.87 KiB