Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreSep 12, 2026, 4:18:29 AM34 B
.gitlab-ci.ymlSep 12, 2026, 4:18:29 AM2.53 KiB
build_digilent_arty_a7_100t.tclSep 12, 2026, 4:25:37 AM5.17 KiB
clockInfo.txtSep 12, 2026, 4:26:34 AM375 B
create-archive.pySep 12, 2026, 4:18:29 AM1.54 KiB
digilent_arty_a7_100t.bitSep 12, 2026, 4:27:30 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 12, 2026, 4:26:39 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 12, 2026, 4:26:39 AM12.95 KiB
digilent_arty_a7_drc.rptSep 12, 2026, 4:27:11 AM2.34 KiB
digilent_arty_a7_io.rptSep 12, 2026, 4:26:39 AM96.81 KiB
digilent_arty_a7_power.rptSep 12, 2026, 4:27:11 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 12, 2026, 4:27:10 AM651 B
digilent_arty_a7_timing.rptSep 12, 2026, 4:27:11 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 12, 2026, 4:26:39 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 12, 2026, 4:26:39 AM10.57 KiB
generate-scripts.pySep 12, 2026, 4:18:29 AM2.37 KiB
ips_list.ymlSep 12, 2026, 4:18:29 AM1.24 KiB
LICENSESep 12, 2026, 4:18:29 AM10.15 KiB
processor_ci_defines.vhSep 12, 2026, 4:25:37 AM300 B
README.mdSep 12, 2026, 4:18:29 AM7.75 KiB
update-ips.pySep 12, 2026, 4:18:29 AM2.87 KiB