Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreJul 16, 2026, 4:18:50 AM34 B
.gitlab-ci.ymlJul 16, 2026, 4:18:50 AM2.53 KiB
build_digilent_arty_a7_100t.tclJul 16, 2026, 4:26:09 AM5.17 KiB
clockInfo.txtJul 16, 2026, 4:27:07 AM375 B
create-archive.pyJul 16, 2026, 4:18:50 AM1.54 KiB
digilent_arty_a7_100t.bitJul 16, 2026, 4:28:03 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 16, 2026, 4:27:11 AM16.56 KiB
digilent_arty_a7_control_sets.rptJul 16, 2026, 4:27:11 AM12.95 KiB
digilent_arty_a7_drc.rptJul 16, 2026, 4:27:44 AM2.34 KiB
digilent_arty_a7_io.rptJul 16, 2026, 4:27:11 AM96.81 KiB
digilent_arty_a7_power.rptJul 16, 2026, 4:27:44 AM8.59 KiB
digilent_arty_a7_route_status.rptJul 16, 2026, 4:27:43 AM651 B
digilent_arty_a7_timing.rptJul 16, 2026, 4:27:44 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 16, 2026, 4:27:11 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJul 16, 2026, 4:27:11 AM10.57 KiB
generate-scripts.pyJul 16, 2026, 4:18:50 AM2.37 KiB
ips_list.ymlJul 16, 2026, 4:18:50 AM1.24 KiB
LICENSEJul 16, 2026, 4:18:50 AM10.15 KiB
processor_ci_defines.vhJul 16, 2026, 4:26:09 AM300 B
README.mdJul 16, 2026, 4:18:50 AM7.75 KiB
update-ips.pyJul 16, 2026, 4:18:50 AM2.87 KiB