Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesJul 27, 2026, 1:19:09 AM66 B
build_digilent_arty_a7_100t.tclJul 27, 2026, 1:19:17 AM3.39 KiB
clockInfo.txtJul 27, 2026, 1:21:18 AM375 B
diagram.pngJul 27, 2026, 1:19:09 AM57.29 KiB
digilent_arty_a7_100t.bitJul 27, 2026, 1:22:34 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 27, 2026, 1:21:31 AM23.58 KiB
digilent_arty_a7_control_sets.rptJul 27, 2026, 1:21:30 AM26.53 KiB
digilent_arty_a7_drc.rptJul 27, 2026, 1:22:12 AM2.34 KiB
digilent_arty_a7_io.rptJul 27, 2026, 1:21:30 AM96.81 KiB
digilent_arty_a7_power.rptJul 27, 2026, 1:22:14 AM9.05 KiB
digilent_arty_a7_route_status.rptJul 27, 2026, 1:22:11 AM651 B
digilent_arty_a7_timing.rptJul 27, 2026, 1:22:13 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 27, 2026, 1:21:30 AM6.36 KiB
digilent_arty_a7_utilization_place.rptJul 27, 2026, 1:21:30 AM10.65 KiB
LICENSEJul 27, 2026, 1:19:09 AM11.06 KiB
processor_ci_defines.vhJul 27, 2026, 1:19:17 AM300 B
README.mdJul 27, 2026, 1:19:09 AM3.88 KiB