Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreAug 1, 2026, 2:42:09 AM30 B
build_digilent_arty_a7_100t.tclAug 1, 2026, 2:44:32 AM3.30 KiB
clockInfo.txtAug 1, 2026, 2:45:58 AM375 B
digilent_arty_a7_100t.bitAug 1, 2026, 2:47:07 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 1, 2026, 2:46:07 AM22.33 KiB
digilent_arty_a7_control_sets.rptAug 1, 2026, 2:46:06 AM18.90 KiB
digilent_arty_a7_drc.rptAug 1, 2026, 2:46:46 AM9.43 KiB
digilent_arty_a7_io.rptAug 1, 2026, 2:46:06 AM96.81 KiB
digilent_arty_a7_power.rptAug 1, 2026, 2:46:47 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 1, 2026, 2:46:44 AM651 B
digilent_arty_a7_timing.rptAug 1, 2026, 2:46:46 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 1, 2026, 2:46:06 AM7.30 KiB
digilent_arty_a7_utilization_place.rptAug 1, 2026, 2:46:06 AM10.74 KiB
LICENSEAug 1, 2026, 2:42:09 AM11.09 KiB
processor_ci_defines.vhAug 1, 2026, 2:44:32 AM300 B
README.mdAug 1, 2026, 2:42:09 AM9.81 KiB
simulation.outAug 1, 2026, 2:42:11 AM201.33 KiB