Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreAug 3, 2026, 2:42:45 AM30 B
build_digilent_arty_a7_100t.tclAug 3, 2026, 2:45:06 AM3.30 KiB
clockInfo.txtAug 3, 2026, 2:46:30 AM375 B
digilent_arty_a7_100t.bitAug 3, 2026, 2:47:39 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 3, 2026, 2:46:40 AM22.33 KiB
digilent_arty_a7_control_sets.rptAug 3, 2026, 2:46:40 AM18.90 KiB
digilent_arty_a7_drc.rptAug 3, 2026, 2:47:18 AM9.43 KiB
digilent_arty_a7_io.rptAug 3, 2026, 2:46:40 AM96.81 KiB
digilent_arty_a7_power.rptAug 3, 2026, 2:47:19 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 3, 2026, 2:47:16 AM651 B
digilent_arty_a7_timing.rptAug 3, 2026, 2:47:18 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 3, 2026, 2:46:39 AM7.30 KiB
digilent_arty_a7_utilization_place.rptAug 3, 2026, 2:46:40 AM10.74 KiB
LICENSEAug 3, 2026, 2:42:45 AM11.09 KiB
processor_ci_defines.vhAug 3, 2026, 2:45:06 AM300 B
README.mdAug 3, 2026, 2:42:45 AM9.81 KiB
simulation.outAug 3, 2026, 2:42:47 AM201.33 KiB