Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 30, 2026, 2:42:50 AM30 B
build_digilent_arty_a7_100t.tclJul 30, 2026, 2:45:12 AM3.30 KiB
clockInfo.txtJul 30, 2026, 2:46:38 AM375 B
digilent_arty_a7_100t.bitJul 30, 2026, 2:47:47 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 30, 2026, 2:46:48 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 30, 2026, 2:46:47 AM18.90 KiB
digilent_arty_a7_drc.rptJul 30, 2026, 2:47:25 AM9.43 KiB
digilent_arty_a7_io.rptJul 30, 2026, 2:46:47 AM96.81 KiB
digilent_arty_a7_power.rptJul 30, 2026, 2:47:27 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 30, 2026, 2:47:24 AM651 B
digilent_arty_a7_timing.rptJul 30, 2026, 2:47:26 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 30, 2026, 2:46:47 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 30, 2026, 2:46:47 AM10.74 KiB
LICENSEJul 30, 2026, 2:42:50 AM11.09 KiB
processor_ci_defines.vhJul 30, 2026, 2:45:12 AM300 B
README.mdJul 30, 2026, 2:42:50 AM9.81 KiB
simulation.outJul 30, 2026, 2:42:52 AM201.33 KiB