Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreSep 14, 2026, 2:42:00 AM30 B
build_digilent_arty_a7_100t.tclSep 14, 2026, 2:44:22 AM3.30 KiB
clockInfo.txtSep 14, 2026, 2:45:46 AM375 B
digilent_arty_a7_100t.bitSep 14, 2026, 2:46:55 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 14, 2026, 2:45:56 AM22.33 KiB
digilent_arty_a7_control_sets.rptSep 14, 2026, 2:45:55 AM18.90 KiB
digilent_arty_a7_drc.rptSep 14, 2026, 2:46:34 AM9.43 KiB
digilent_arty_a7_io.rptSep 14, 2026, 2:45:55 AM96.81 KiB
digilent_arty_a7_power.rptSep 14, 2026, 2:46:35 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 14, 2026, 2:46:32 AM651 B
digilent_arty_a7_timing.rptSep 14, 2026, 2:46:34 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 14, 2026, 2:45:55 AM7.30 KiB
digilent_arty_a7_utilization_place.rptSep 14, 2026, 2:45:55 AM10.74 KiB
LICENSESep 14, 2026, 2:42:00 AM11.09 KiB
processor_ci_defines.vhSep 14, 2026, 2:44:22 AM300 B
README.mdSep 14, 2026, 2:42:00 AM9.81 KiB
simulation.outSep 14, 2026, 2:42:02 AM201.33 KiB