Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (22 min in block)
node - (22 min in block)
node block - (22 min in block)
stage - (2 sec in block)Git Clone
stage block (Git Clone) - (1.6 sec in block)
sh - (0.45 sec in self)rm -rf Grande-Risco-5
sh - (0.91 sec in self)git clone --recursive --depth=1 https://github.com/JN513/Grande-Risco-5 Grande-Risco-5
stage - (1.6 sec in block)Simulation
stage block (Simulation) - (0.98 sec in block)
dir - (0.59 sec in block)Grande-Risco-5
dir block - (0.34 sec in block)
echo - (0.11 sec in self)simulation not supported for System Verilog files
stage - (1.9 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.87 sec in block)Grande-Risco-5
dir block - (0.61 sec in block)
sh - (0.39 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /eda/processor_ci_utils/labels.json
stage - (22 min in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (22 min in block)
parallel - (22 min in block)
parallel block (Branch: colorlight_i9) - (59 ms in block)
stage - (13 min in block)colorlight_i9
stage block (colorlight_i9) - (13 min in block)
lock - (13 min in block)colorlight_i9
lock block - (13 min in block)
stage - (13 min in block)Synthesis and PnR
stage block (Synthesis and PnR) - (13 min in block)
dir - (13 min in block)Grande-Risco-5
dir block - (13 min in block)
echo - (0.17 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (13 min in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p Grande-Risco-5 -b colorlight_i9
stage - (28 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (27 sec in block)
dir - (27 sec in block)Grande-Risco-5
dir block - (27 sec in block)
echo - (0.15 sec in self)Flashing FPGA colorlight_i9.
sh - (26 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p Grande-Risco-5 -b colorlight_i9 -l
stage - (8.1 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (7.9 sec in block)
echo - (0.2 sec in self)Testing FPGA colorlight_i9.
dir - (7.3 sec in block)Grande-Risco-5
dir block - (7 sec in block)
sh - (0.47 sec in self)echo "Test for FPGA in /dev/ttyACM0"
sh - (6.4 sec in self)python3 /eda/processor_ci_tests/test_runner/run.py --config /eda/processor_ci_tests/test_runner/config.json --port /dev/ttyACM0
parallel block (Branch: digilent_arty_a7_100t) - (22 min in block)
stage - (22 min in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (22 min in block)
lock - (22 min in block)digilent_arty_a7_100t
lock block - (22 min in block)
stage - (18 min in block)Synthesis and PnR
stage block (Synthesis and PnR) - (18 min in block)
dir - (18 min in block)Grande-Risco-5
dir block - (18 min in block)
echo - (0.16 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (18 min in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p Grande-Risco-5 -b digilent_arty_a7_100t
stage - (5.1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (4.6 sec in block)
dir - (4.3 sec in block)Grande-Risco-5
dir block - (4 sec in block)
echo - (0.17 sec in self)Flashing FPGA digilent_arty_a7_100t.
sh - (3.6 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p Grande-Risco-5 -b digilent_arty_a7_100t -l
stage - (3 min 38 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (3 min 38 sec in block)
echo - (0.23 sec in self)Testing FPGA digilent_arty_a7_100t.
dir - (3 min 37 sec in block)Grande-Risco-5
dir block - (3 min 37 sec in block)
sh - (0.47 sec in self)echo "Test for FPGA in /dev/ttyUSB1"
sh - (3 min 36 sec in self)python3 /eda/processor_ci_tests/test_runner/run.py --config /eda/processor_ci_tests/test_runner/config.json --port /dev/ttyUSB1
stage - (0.76 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.52 sec in block)
junit - (0.27 sec in self)**/test-reports/*.xml