Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (5 min 17 sec in block)
node - (5 min 17 sec in block)
node block - (5 min 16 sec in block)
stage - (2 sec in block)Git Clone
stage block (Git Clone) - (1.5 sec in block)
sh - (0.44 sec in self)rm -rf Grande-Risco-5
sh - (0.91 sec in self)git clone --recursive --depth=1 https://github.com/JN513/Grande-Risco-5 Grande-Risco-5
stage - (1.7 sec in block)Simulation
stage block (Simulation) - (1.2 sec in block)
dir - (0.9 sec in block)Grande-Risco-5
dir block - (0.64 sec in block)
sh - (0.42 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s Grande_Risco5 src/core/alu.v src/core/alu_control.v src/core/core.v src/core/forwarding_unit.v src/core/immediate_generator.v src/core/mux.v src/core/registers.v
stage - (5 min 11 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5 min 11 sec in block)
parallel - (5 min 10 sec in block)
parallel block (Branch: colorlight_i9) - (52 ms in block)
stage - (2 min 43 sec in block)colorlight_i9
stage block (colorlight_i9) - (2 min 43 sec in block)
lock - (2 min 42 sec in block)colorlight_i9
lock block - (2 min 41 sec in block)
stage - (2 min 38 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (2 min 37 sec in block)
dir - (2 min 37 sec in block)Grande-Risco-5
dir block - (2 min 36 sec in block)
echo - (0.16 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (2 min 36 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p Grande-Risco-5 -b colorlight_i9
stage - (2.2 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (1.6 sec in block)
dir - (1.1 sec in block)Grande-Risco-5
dir block - (0.81 sec in block)
echo - (0.16 sec in self)Flashing FPGA colorlight_i9.
sh - (0.47 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p Grande-Risco-5 -b colorlight_i9 -l
stage - (0.85 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.52 sec in block)
getContext - (0.28 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (5 min 10 sec in block)
stage - (5 min 9 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (5 min 9 sec in block)
lock - (5 min 8 sec in block)digilent_nexys4_ddr
lock block - (4 min 48 sec in block)
stage - (4 min 39 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (4 min 38 sec in block)
dir - (4 min 37 sec in block)Grande-Risco-5
dir block - (4 min 37 sec in block)
echo - (0.33 sec in self)Starting synthesis for FPGA digilent_nexys4_ddr.
sh - (4 min 36 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p Grande-Risco-5 -b digilent_nexys4_ddr
stage - (7.1 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (6.6 sec in block)
dir - (6.2 sec in block)Grande-Risco-5
dir block - (5.9 sec in block)
echo - (0.16 sec in self)Flashing FPGA digilent_nexys4_ddr.
sh - (5.6 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p Grande-Risco-5 -b digilent_nexys4_ddr -l
stage - (1.9 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (1.6 sec in block)
echo - (0.21 sec in self)Testing FPGA digilent_nexys4_ddr.
dir - (0.99 sec in block)Grande-Risco-5
dir block - (0.69 sec in block)
sh - (0.47 sec in self)PYTHONPATH=/eda/processor-ci-communication PORT="/dev/ttyUSB1" python /eda/processor-ci-communication/run_tests.py
stage - (0.77 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.55 sec in block)
junit - (0.29 sec in self)**/test-reports/*.xml