Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (5 min 38 sec in block)
node - (5 min 37 sec in block)
node block - (4 min 31 sec in block)
stage - (11 sec in block)Git Clone
stage block (Git Clone) - (10 sec in block)
sh - (0.63 sec in self)rm -rf I2SRV64-SS-v1
sh - (9.6 sec in self)git clone --recursive --depth=1 https://github.com/RClabiisc/I2SRV64-SS-v1 I2SRV64-SS-v1
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.93 sec in block)
dir - (0.55 sec in block)I2SRV64-SS-v1
dir block - (0.31 sec in block)
echo - (0.1 sec in self)simulation not supported for mixed VHDL and Verilog files
stage - (1.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.89 sec in block)I2SRV64-SS-v1
dir block - (0.62 sec in block)
sh - (0.41 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels.json
stage - (4 min 15 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (4 min 14 sec in block)
parallel - (4 min 14 sec in block)
parallel block (Branch: colorlight_i9) - (59 ms in block)
stage - (8.8 sec in block)colorlight_i9
stage block (colorlight_i9) - (8.4 sec in block)
lock - (7.7 sec in block)colorlight_i9
lock block - (7.1 sec in block)
stage - (4.6 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (4 sec in block)
dir - (3.2 sec in block)I2SRV64-SS-v1
dir block - (2.1 sec in block)
echo - (0.17 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (1.6 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p I2SRV64-SS-v1 -b colorlight_i9
stage - (0.94 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.36 sec in block)
getContext - (0.16 sec in self)
stage - (0.7 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.39 sec in block)
getContext - (0.17 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (4 min 13 sec in block)
stage - (4 min 13 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (4 min 12 sec in block)
lock - (4 min 11 sec in block)digilent_nexys4_ddr
lock block - (4 min 11 sec in block)
stage - (4 min 8 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (4 min 8 sec in block)
dir - (4 min 7 sec in block)I2SRV64-SS-v1
dir block - (4 min 7 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA digilent_nexys4_ddr.
sh - (4 min 6 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p I2SRV64-SS-v1 -b digilent_nexys4_ddr
stage - (0.93 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (0.64 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (0.35 sec in block)
getContext - (0.15 sec in self)
stage - (0.88 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.27 sec in self)**/test-reports/*.xml