Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (38 sec in block)
node - (37 sec in block)
node block - (37 sec in block)
stage - (4.2 sec in block)Git Clone
stage block (Git Clone) - (3.4 sec in block)
sh - (0.63 sec in self)rm -rf *.xml
sh - (0.69 sec in self)rm -rf RS5
sh - (1.8 sec in self)git clone --recursive --depth=1 https://github.com/gaph-pucrs/RS5 RS5
stage - (2.2 sec in block)Simulation
stage block (Simulation) - (1.5 sec in block)
dir - (0.86 sec in block)RS5
dir block - (0.51 sec in block)
echo - (0.17 sec in self)FPGA > Simulation
stage - (29 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (29 sec in block)
parallel - (27 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (27 sec in block)
stage - (26 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (25 sec in block)
lock - (24 sec in block)digilent_arty_a7_100t
lock block - (23 sec in block)
stage - (21 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (20 sec in block)
dir - (19 sec in block)RS5
dir block - (18 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (18 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p RS5 -b digilent_arty_a7_100t
stage - (0.92 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.34 sec in block)
getContext - (0.15 sec in self)
stage - (0.68 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (0.7 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.48 sec in block)
junit - (0.25 sec in self)**/*.xml