Skip to content
StepArgumentsStatus
Start of Pipeline - (59 sec in block)
node - (58 sec in block)
node block - (26 sec in block)
stage - (14 sec in block)Git Clone
stage block (Git Clone) - (13 sec in block)
sh - (0.62 sec in self)rm -rf *.xml
sh - (1.4 sec in self)rm -rf Rift2Core
sh - (11 sec in self)git clone --recursive --depth=1 https://github.com/whutddk/Rift2Core Rift2Core
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.97 sec in block)
dir - (0.58 sec in block)Rift2Core
dir block - (0.32 sec in block)
echo - (0.11 sec in self)FPGA > Simulation
stage - (3.2 sec in block)Utilities
stage block (Utilities) - (2.5 sec in block)
dir - (2 sec in block)Rift2Core
dir block - (1.7 sec in block)
sh - (1 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (6.2 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5.6 sec in block)
getContext - (0.29 sec in self)
parallel - (4.9 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (4.5 sec in block)
stage - (3.9 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (3.6 sec in block)
getContext - (0.41 sec in self)
stage - (1 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.4 sec in block)
getContext - (0.17 sec in self)
stage - (1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.4 sec in block)
getContext - (0.18 sec in self)
stage - (0.74 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.39 sec in block)
getContext - (0.17 sec in self)
stage - (0.81 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.57 sec in block)
junit - (0.29 sec in self)**/*.xml