Skip to content
StepArgumentsStatus
Start of Pipeline - (1 min 41 sec in block)
node - (1 min 40 sec in block)
node block - (53 sec in block)
stage - (31 sec in block)Git Clone
stage block (Git Clone) - (30 sec in block)
sh - (1 sec in self)rm -rf *.xml
sh - (12 sec in self)rm -rf Rift2Core
sh - (15 sec in self)git clone --recursive --depth=1 https://github.com/whutddk/Rift2Core Rift2Core
stage - (3.8 sec in block)Simulation
stage block (Simulation) - (2.1 sec in block)
dir - (1.2 sec in block)Rift2Core
dir block - (0.71 sec in block)
echo - (0.25 sec in self)FPGA > Simulation
stage - (5.4 sec in block)Utilities
stage block (Utilities) - (4.2 sec in block)
dir - (2.8 sec in block)Rift2Core
dir block - (2 sec in block)
sh - (1 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (11 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (10 sec in block)
getContext - (0.58 sec in self)
parallel - (9.2 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (8.8 sec in block)
stage - (8 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (7.4 sec in block)
getContext - (0.96 sec in self)
stage - (2.5 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.1 sec in block)
getContext - (0.32 sec in self)
stage - (1.9 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.71 sec in block)
getContext - (0.32 sec in self)
stage - (1.3 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.73 sec in block)
getContext - (0.36 sec in self)
stage - (0.79 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.26 sec in self)**/*.xml