Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 22 sec in block)
node - (1 min 21 sec in block)
node block - (1 min 21 sec in block)
stage - (2.5 sec in block)Git Clone
stage block (Git Clone) - (2.2 sec in block)
sh - (0.41 sec in self)rm -Rf Risco-5/ build/
sh - (1.2 sec in self)git clone https://github.com/JN513/Risco-5
sh - (0.35 sec in self)cd Risco-5
stage - (2.3 sec in block)IVerilog
stage block (IVerilog) - (2 sec in block)
sh - (0.39 sec in self)mkdir -p build
sh - (0.38 sec in self)cp Risco-5/software/memory/add.hex Risco-5/software/memory/generic.hex
sh - (0.37 sec in self) /eda/oss-cad-suite/bin/iverilog -o build/soc_test.o -s soc_tb Risco-5/src/core/*.v Risco-5/src/peripheral/*.v Risco-5/tests/soc_test.v
sh - (0.39 sec in self)/eda/oss-cad-suite/bin/vvp build/soc_test.o
sh - (0.35 sec in self)rm -f Risco-5/software/memory/generic.hex
stage - (58 sec in block)Síntese
stage block (Síntese) - (57 sec in block)
parallel - (57 sec in block)
parallel block (Branch: OSS-Cad-Suite) - (34 ms in block)
stage - (56 sec in block)OSS-Cad-Suite
stage block (OSS-Cad-Suite) - (56 sec in block)
stage - (13 sec in block)Yosys
stage block (Yosys) - (12 sec in block)
sh - (12 sec in self) /eda/oss-cad-suite/bin/yosys -p " read_verilog Risco-5/fpga/ecp5/main.v; read_verilog Risco-5/debug/clk_divider.v; read_verilog Risco-5/debug/reset.v; read_verilog Risco-5/src/core/*.v; read_verilog Risco-5/src/peripheral/*.v; synth_ecp5 -json ./build/out.json -abc9 "
stage - (41 sec in block)NextPNR
stage block (NextPNR) - (41 sec in block)
sh - (41 sec in self) /eda/oss-cad-suite/bin/nextpnr-ecp5 --json ./build/out.json --write ./build/out_pnr.json --45k --lpf Risco-5/fpga/ecp5/pinout.lpf --textcfg ./build/out.config --package CABGA381 --speed 6 --ignore-loops --lpf-allow-unconstrained
stage - (1.2 sec in block)ECPPACK
stage block (ECPPACK) - (1 sec in block)
sh - (0.86 sec in self)/eda/oss-cad-suite/bin/ecppack --compress --input ./build/out.config --bit ./build/out.bit
parallel block (Branch: Gowin) - (1.7 sec in block)
stage - (1.3 sec in block)Gowin
stage block (Gowin) - (1.1 sec in block)
sh - (0.42 sec in self)rm -rf Risco-5/impl/pnr
sh - (0.37 sec in self)mkdir -p Risco-5/impl/pnr
stage - (13 sec in block)FPGA Flash
stage block (FPGA Flash) - (12 sec in block)
parallel - (12 sec in block)
parallel block (Branch: openFPGAloader ECP5) - (34 ms in block)
stage - (12 sec in block)openFPGAloader ECP5
stage block (openFPGAloader ECP5) - (11 sec in block)
script - (11 sec in block)
script block - (11 sec in block)
lock - (10 sec in block)ecp5
lock block - (10 sec in block)
echo - (67 ms in self)FPGA ECP5 Broqueada
sh - (9.8 sec in self)/eda/oss-cad-suite/bin/openFPGALoader -b colorlight-i9 ./build/out.bit
parallel block (Branch: openFPGAloader Tangnano 20k) - (2.9 sec in block)
stage - (2.6 sec in block)openFPGAloader Tangnano 20k
stage block (openFPGAloader Tangnano 20k) - (2.4 sec in block)
script - (2 sec in block)
script block - (1.8 sec in block)
lock - (1.1 sec in block)tangnano20k
lock block - (0.74 sec in block)
echo - (0.1 sec in self)FPGA TangNano Broqueada
sh - (0.35 sec in self)echo "gravando na tang nano"
stage - (4.6 sec in block)Testes
stage block (Testes) - (4.5 sec in block)
parallel - (4.3 sec in block)
parallel block (Branch: ECP5 - Testes) - (34 ms in block)
stage - (3.2 sec in block)ECP5 - Testes
stage block (ECP5 - Testes) - (2.8 sec in block)
script - (2.3 sec in block)
script block - (2 sec in block)
echo - (0.13 sec in self)Rodando teste na ECP5
lock - (1.5 sec in block)ecp5
lock block - (1 sec in block)
echo - (0.1 sec in self)FPGA ECP5 Broqueada
sh - (0.42 sec in self)echo "testando na ecp5"
echo - (67 ms in self)ECP5 liberada
parallel block (Branch: TangNano - Testes) - (4 sec in block)
stage - (3.4 sec in block)TangNano - Testes
stage block (TangNano - Testes) - (3.2 sec in block)
script - (2.8 sec in block)
script block - (2.5 sec in block)
echo - (0.13 sec in self)Rodando teste na tang nano
lock - (1.8 sec in block)tangnano20k
lock block - (1.1 sec in block)
echo - (0.1 sec in self)FPGA TangNano Broqueada
sh - (0.66 sec in self)echo "testando na tang nano"
echo - (68 ms in self)TangNano liberada