Skip to content
StepArgumentsStatus
Start of Pipeline - (7 min 49 sec in block)
node - (7 min 44 sec in block)
node block - (7 min 43 sec in block)
stage - (7.9 sec in block)Git Clone
stage block (Git Clone) - (6.9 sec in block)
sh - (1.1 sec in self)rm -rf *.xml
sh - (0.68 sec in self)rm -rf Risco-5
sh - (2.8 sec in self)git clone --recursive --depth=1 https://github.com/JN513/Risco-5.git Risco-5
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.99 sec in block)
dir - (0.62 sec in block)Risco-5
dir block - (0.34 sec in block)
echo - (0.11 sec in self)FPGA > Simulation
stage - (4.4 sec in block)Utilities
stage block (Utilities) - (3.9 sec in block)
dir - (3.5 sec in block)Risco-5
dir block - (3.2 sec in block)
sh - (2.9 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (7 min 18 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (7 min 17 sec in block)
parallel - (7 min 16 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (7 min 15 sec in block)
stage - (7 min 15 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (7 min 14 sec in block)
lock - (7 min 13 sec in block)digilent_arty_a7_100t
lock block - (7 min 12 sec in block)
stage - (7 min 8 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (7 min 7 sec in block)
dir - (7 min 7 sec in block)Risco-5
dir block - (7 min 7 sec in block)
echo - (0.16 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (7 min 6 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Risco-5 -b digilent_arty_a7_100t
stage - (2.9 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (2.2 sec in block)
dir - (1.6 sec in block)Risco-5
dir block - (1.3 sec in block)
echo - (0.17 sec in self)Flashing FPGA digilent_arty_a7_100t.
sh - (0.98 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Risco-5 -b digilent_arty_a7_100t -l
stage - (0.91 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.6 sec in block)
getContext - (0.19 sec in self)
stage - (5.7 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (5.5 sec in block)
junit - (2.8 sec in self)**/*.xml