Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (54 sec in block)
node - (43 sec in block)
node block - (40 sec in block)
stage - (10 sec in block)Git Clone
stage block (Git Clone) - (8.9 sec in block)
sh - (2.1 sec in self)rm -Rf Risco-5/ build/
sh - (4.1 sec in self)git clone https://github.com/JN513/Risco-5
sh - (0.54 sec in self)cd Risco-5
stage - (6.1 sec in block)IVerilog
stage block (IVerilog) - (4.9 sec in block)
sh - (0.5 sec in self)mkdir -p build
sh - (0.69 sec in self)cp Risco-5/software/memory/add.hex Risco-5/software/memory/generic.hex
sh - (3.3 sec in self) /eda/oss-cad-suite/bin/iverilog -o build/soc_test.o -s soc_tb Risco-5/src/core/*.v Risco-5/src/peripheral/*.v Risco-5/tests/soc_test.v
stage - (9.6 sec in block)Síntese
stage block (Síntese) - (9 sec in block)
parallel - (7.8 sec in block)
parallel block (Branch: OSS-Cad-Suite) - (57 ms in block)
stage - (6.2 sec in block)OSS-Cad-Suite
stage block (OSS-Cad-Suite) - (5.8 sec in block)
stage - (1.6 sec in block)Yosys
stage block (Yosys) - (0.64 sec in block)
stage - (0.85 sec in block)NextPNR
stage block (NextPNR) - (0.23 sec in block)
stage - (0.57 sec in block)ECPPACK
stage block (ECPPACK) - (0.23 sec in block)
parallel block (Branch: Gowin) - (55 ms in block)
stage - (1.4 sec in block)Gowin
stage block (Gowin) - (0.82 sec in block)
parallel block (Branch: Vivado) - (2.6 sec in block)
stage - (1.3 sec in block)Vivado
stage block (Vivado) - (0.8 sec in block)
stage - (6.1 sec in block)FPGA Flash
stage block (FPGA Flash) - (5.1 sec in block)
parallel - (4.2 sec in block)
parallel block (Branch: openFPGAloader ECP5) - (56 ms in block)
stage - (1.9 sec in block)openFPGAloader ECP5
stage block (openFPGAloader ECP5) - (0.86 sec in block)
parallel block (Branch: openFPGAloader Tangnano 20k) - (67 ms in block)
stage - (1.9 sec in block)openFPGAloader Tangnano 20k
stage block (openFPGAloader Tangnano 20k) - (0.88 sec in block)
parallel block (Branch: openFPGAloader Nexys 4 DDR) - (3.2 sec in block)
stage - (1.8 sec in block)openFPGAloader Nexys 4 DDR
stage block (openFPGAloader Nexys 4 DDR) - (0.88 sec in block)
stage - (6.2 sec in block)Testes
stage block (Testes) - (5.8 sec in block)
parallel - (5.4 sec in block)
parallel block (Branch: ECP5 - Testes) - (56 ms in block)
stage - (1.8 sec in block)ECP5 - Testes
stage block (ECP5 - Testes) - (0.74 sec in block)
parallel block (Branch: TangNano - Testes) - (67 ms in block)
stage - (1.9 sec in block)TangNano - Testes
stage block (TangNano - Testes) - (0.8 sec in block)
parallel block (Branch: Nexys 4 - Testes) - (3.2 sec in block)
stage - (1.9 sec in block)Nexys 4 - Testes
stage block (Nexys 4 - Testes) - (0.82 sec in block)