Skip to content
StepArgumentsStatus
Start of Pipeline - (28 sec in block)
node - (27 sec in block)
node block - (27 sec in block)
stage - (3.9 sec in block)Git Clone
stage block (Git Clone) - (3.3 sec in block)
sh - (0.46 sec in self)rm -Rf Risco-5/ build/
sh - (2.2 sec in self)git clone https://github.com/JN513/Risco-5
sh - (0.4 sec in self)cd Risco-5
stage - (2.4 sec in block)IVerilog
stage block (IVerilog) - (1.8 sec in block)
sh - (0.57 sec in self)mkdir -p build
sh - (0.46 sec in self)cp Risco-5/software/memory/add.hex Risco-5/software/memory/generic.hex
sh - (0.52 sec in self) /eda/oss-cad-suite/bin/iverilog -o build/soc_test.o -s soc_tb Risco-5/src/core/*.v Risco-5/src/peripheral/*.v Risco-5/tests/soc_test.v
stage - (8.7 sec in block)Síntese
stage block (Síntese) - (8.1 sec in block)
getContext - (0.35 sec in self)
parallel - (7.2 sec in block)
parallel block (Branch: OSS-Cad-Suite) - (57 ms in block)
stage - (5.9 sec in block)OSS-Cad-Suite
stage block (OSS-Cad-Suite) - (5.6 sec in block)
getContext - (1.9 sec in self)
stage - (1 sec in block)Yosys
stage block (Yosys) - (0.34 sec in block)
getContext - (0.18 sec in self)
stage - (0.98 sec in block)NextPNR
stage block (NextPNR) - (0.39 sec in block)
getContext - (0.16 sec in self)
stage - (0.75 sec in block)ECPPACK
stage block (ECPPACK) - (0.39 sec in block)
getContext - (0.17 sec in self)
parallel block (Branch: Gowin) - (56 ms in block)
stage - (1.6 sec in block)Gowin
stage block (Gowin) - (0.94 sec in block)
getContext - (0.22 sec in self)
parallel block (Branch: Vivado) - (2.7 sec in block)
stage - (1.6 sec in block)Vivado
stage block (Vivado) - (1.1 sec in block)
getContext - (0.22 sec in self)
stage - (6.1 sec in block)FPGA Flash
stage block (FPGA Flash) - (5.4 sec in block)
getContext - (0.32 sec in self)
parallel - (4.7 sec in block)
parallel block (Branch: openFPGAloader ECP5) - (67 ms in block)
stage - (2.1 sec in block)openFPGAloader ECP5
stage block (openFPGAloader ECP5) - (0.91 sec in block)
getContext - (0.25 sec in self)
parallel block (Branch: openFPGAloader Tangnano 20k) - (56 ms in block)
stage - (2.1 sec in block)openFPGAloader Tangnano 20k
stage block (openFPGAloader Tangnano 20k) - (1.1 sec in block)
getContext - (0.25 sec in self)
parallel block (Branch: openFPGAloader Nexys 4 DDR) - (3.4 sec in block)
stage - (2.1 sec in block)openFPGAloader Nexys 4 DDR
stage block (openFPGAloader Nexys 4 DDR) - (1.3 sec in block)
getContext - (0.22 sec in self)
stage - (5.4 sec in block)Testes
stage block (Testes) - (5 sec in block)
getContext - (0.33 sec in self)
parallel - (4.2 sec in block)
parallel block (Branch: ECP5 - Testes) - (57 ms in block)
stage - (2.1 sec in block)ECP5 - Testes
stage block (ECP5 - Testes) - (0.97 sec in block)
getContext - (0.27 sec in self)
parallel block (Branch: TangNano - Testes) - (55 ms in block)
stage - (2.1 sec in block)TangNano - Testes
stage block (TangNano - Testes) - (1.1 sec in block)
getContext - (0.22 sec in self)
parallel block (Branch: Nexys 4 - Testes) - (3.3 sec in block)
stage - (2.1 sec in block)Nexys 4 - Testes
stage block (Nexys 4 - Testes) - (1.3 sec in block)
getContext - (0.22 sec in self)