Skip to content
StepArgumentsStatus
Start of Pipeline - (13 min in block)
node - (13 min in block)
node block - (17 sec in block)
stage - (2.9 sec in block)Git Clone
stage block (Git Clone) - (2.4 sec in block)
sh - (0.77 sec in self)rm -rf SprintRV
sh - (1.2 sec in self)git clone --recursive --depth=1 https://github.com/CastoHu/SprintRV SprintRV
stage - (2 sec in block)Simulation
stage block (Simulation) - (1.5 sec in block)
dir - (1 sec in block)SprintRV
dir block - (0.69 sec in block)
sh - (0.47 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s rtl/core/core_top.v rtl/core/ctrl/ctrl.v rtl/core/dec/id.v rtl/core/dec/id_ex.v rtl/core/exu/div.v rtl/core/exu/ex.v rtl/core/exu/ex_mem.v rtl/core/ifu/bp.v rtl/core/ifu/if_id.v rtl/core/ifu/ifu.v rtl/core/include/defines.v rtl/core/lsu/mem.v rtl/core/lsu/mem_wb.v rtl/core/wb/csr.v rtl/core/wb/gpr.v rtl/tb/bus.v rtl/tb/console.v rtl/tb/ram.v rtl/tb/simple_system.v rtl/tb/timer.v
stage - (0.94 sec in block)Utilities
stage block (Utilities) - (0.37 sec in block)
getContext - (0.15 sec in self)
stage - (9.5 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (8.9 sec in block)
getContext - (0.26 sec in self)
parallel - (8.3 sec in block)
parallel block (Branch: colorlight_i9) - (59 ms in block)
stage - (6.7 sec in block)colorlight_i9
stage block (colorlight_i9) - (6.3 sec in block)
getContext - (0.67 sec in self)
stage - (1.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.56 sec in block)
getContext - (0.15 sec in self)
stage - (1.7 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.6 sec in block)
getContext - (0.17 sec in self)
stage - (1.4 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.76 sec in block)
getContext - (0.16 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (7.6 sec in block)
stage - (6.8 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (6.2 sec in block)
getContext - (0.6 sec in self)
stage - (1.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.68 sec in block)
getContext - (0.17 sec in self)
stage - (1.9 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.71 sec in block)
getContext - (0.15 sec in self)
stage - (1.2 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (0.72 sec in block)
getContext - (0.18 sec in self)
stage - (0.82 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.25 sec in self)**/test-reports/*.xml