Skip to content
StepArgumentsStatus
Start of Pipeline - (29 sec in block)
node - (28 sec in block)
node block - (27 sec in block)
stage - (3 sec in block)Git Clone
stage block (Git Clone) - (2.4 sec in block)
sh - (0.73 sec in self)rm -rf SprintRV
sh - (1.3 sec in self)git clone --recursive --depth=1 https://github.com/CastoHu/SprintRV SprintRV
stage - (2.6 sec in block)Simulation
stage block (Simulation) - (1.6 sec in block)
dir - (1 sec in block)SprintRV
dir block - (0.65 sec in block)
sh - (0.46 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s rtl/core/core_top.v rtl/core/ctrl/ctrl.v rtl/core/dec/id.v rtl/core/dec/id_ex.v rtl/core/exu/div.v rtl/core/exu/ex.v rtl/core/exu/ex_mem.v rtl/core/ifu/bp.v rtl/core/ifu/if_id.v rtl/core/ifu/ifu.v rtl/core/include/defines.v rtl/core/lsu/mem.v rtl/core/lsu/mem_wb.v rtl/core/wb/csr.v rtl/core/wb/gpr.v rtl/tb/bus.v rtl/tb/console.v rtl/tb/ram.v rtl/tb/simple_system.v rtl/tb/timer.v
stage - (1.8 sec in block)Utilities
stage block (Utilities) - (0.73 sec in block)
getContext - (0.33 sec in self)
stage - (18 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (16 sec in block)
getContext - (0.55 sec in self)
parallel - (15 sec in block)
parallel block (Branch: colorlight_i9) - (0.1 sec in block)
stage - (12 sec in block)colorlight_i9
stage block (colorlight_i9) - (12 sec in block)
getContext - (1.3 sec in self)
stage - (3.3 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.1 sec in block)
getContext - (0.33 sec in self)
stage - (3.3 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (1.1 sec in block)
getContext - (0.35 sec in self)
stage - (2.4 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (1.1 sec in block)
getContext - (0.31 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (14 sec in block)
stage - (12 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (11 sec in block)
getContext - (1.2 sec in self)
stage - (3.3 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.4 sec in block)
getContext - (0.31 sec in self)
stage - (3.3 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (1.4 sec in block)
getContext - (0.35 sec in self)
stage - (2.4 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (1.4 sec in block)
getContext - (0.32 sec in self)
stage - (1.5 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1 sec in block)
junit - (0.5 sec in self)**/test-reports/*.xml