Skip to content
StepArgumentsStatus
Start of Pipeline - (1 min 11 sec in block)
node - (1 min 10 sec in block)
node block - (1 min 9 sec in block)
stage - (4.9 sec in block)Git Clone
stage block (Git Clone) - (4.4 sec in block)
sh - (0.76 sec in self)rm -rf *.xml
sh - (0.94 sec in self)rm -rf Taiga
sh - (2.3 sec in self)git clone --recursive --depth=1 https://gitlab.com/sfu-rcl/Taiga Taiga
stage - (2.2 sec in block)Simulation
stage block (Simulation) - (1.4 sec in block)
dir - (0.98 sec in block)Taiga
dir block - (0.53 sec in block)
echo - (0.22 sec in self)FPGA > Simulation
stage - (2.9 sec in block)Utilities
stage block (Utilities) - (2 sec in block)
dir - (1.4 sec in block)Taiga
dir block - (0.96 sec in block)
sh - (0.56 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (58 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (57 sec in block)
parallel - (57 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (56 sec in block)
stage - (55 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (55 sec in block)
lock - (54 sec in block)digilent_arty_a7_100t
lock block - (31 sec in block)
stage - (29 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (29 sec in block)
dir - (28 sec in block)Taiga
dir block - (27 sec in block)
echo - (0.32 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (26 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Taiga -b digilent_arty_a7_100t
stage - (0.92 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.35 sec in block)
getContext - (0.15 sec in self)
stage - (0.64 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (0.76 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.55 sec in block)
junit - (0.29 sec in self)**/*.xml