Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (4 min 46 sec in block)
node - (4 min 44 sec in block)
node block - (49 sec in block)
stage - (7.2 sec in block)Git Clone
stage block (Git Clone) - (6.1 sec in block)
sh - (0.6 sec in self)rm -rf *.xml
sh - (0.78 sec in self)rm -rf VexRiscv
sh - (4.3 sec in self)git clone --recursive --depth=1 https://github.com/SpinalHDL/VexRiscv VexRiscv
stage - (6 sec in block)Verilog Convert
stage block (Verilog Convert) - (3.8 sec in block)
dir - (2.2 sec in block)VexRiscv
dir block - (1.1 sec in block)
sh - (0.73 sec in self)sbt "runMain vexriscv.demo.GenFull"
stage - (3.2 sec in block)Simulation
stage block (Simulation) - (1.4 sec in block)
getContext - (0.67 sec in self)
stage - (3.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
getContext - (0.68 sec in self)
stage - (25 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (22 sec in block)
getContext - (1.2 sec in self)
parallel - (20 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (18 sec in block)
stage - (16 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (15 sec in block)
getContext - (1.4 sec in self)
stage - (3.4 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.2 sec in block)
getContext - (0.57 sec in self)
stage - (6.4 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (2.6 sec in block)
getContext - (1.9 sec in self)
stage - (2.5 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (1.5 sec in block)
getContext - (0.61 sec in self)
stage - (2.9 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (2.1 sec in block)
junit - (1.1 sec in self)**/*.xml