Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (8 min 21 sec in block)
node - (8 min 20 sec in block)
node block - (8 min 19 sec in block)
stage - (9 sec in block)Git Clone
stage block (Git Clone) - (8.5 sec in block)
sh - (0.45 sec in self)rm -rf *.xml
sh - (0.45 sec in self)rm -rf airisc_core_complex
sh - (7.4 sec in self)git clone --recursive --depth=1 https://github.com/Fraunhofer-IMS/airisc_core_complex airisc_core_complex
stage - (1.2 sec in block)Simulation
stage block (Simulation) - (0.84 sec in block)
dir - (0.5 sec in block)airisc_core_complex
dir block - (0.28 sec in block)
echo - (0.1 sec in self)FPGA > Simulation
stage - (1.5 sec in block)Utilities
stage block (Utilities) - (1.1 sec in block)
dir - (0.81 sec in block)airisc_core_complex
dir block - (0.58 sec in block)
sh - (0.38 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (8 min 6 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (8 min 6 sec in block)
parallel - (8 min 5 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (8 min 5 sec in block)
stage - (8 min 4 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (8 min 4 sec in block)
lock - (8 min 3 sec in block)digilent_arty_a7_100t
lock block - (6 min 57 sec in block)
stage - (6 min 53 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (6 min 53 sec in block)
dir - (6 min 52 sec in block)airisc_core_complex
dir block - (6 min 52 sec in block)
echo - (0.3 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (6 min 51 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p airisc_core_complex -b digilent_arty_a7_100t
stage - (2.1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (1.5 sec in block)
dir - (1 sec in block)airisc_core_complex
dir block - (0.82 sec in block)
echo - (0.15 sec in self)Flashing FPGA digilent_arty_a7_100t.
sh - (0.44 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p airisc_core_complex -b digilent_arty_a7_100t -l
stage - (0.67 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.35 sec in block)
getContext - (0.16 sec in self)
stage - (0.7 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.48 sec in block)
junit - (0.24 sec in self)**/*.xml