Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (9 min 12 sec in block)
node - (9 min 12 sec in block)
node block - (9 min 11 sec in block)
stage - (7.1 sec in block)Git Clone
stage block (Git Clone) - (6.6 sec in block)
sh - (0.47 sec in self)rm -rf e203_hbirdv2
sh - (5.9 sec in self)git clone --recursive --depth=1 https://github.com/riscv-mcu/e203_hbirdv2 e203_hbirdv2
stage - (1.8 sec in block)Simulation
stage block (Simulation) - (1.3 sec in block)
dir - (1 sec in block)e203_hbirdv2
dir block - (0.79 sec in block)
sh - (0.6 sec in self)
stage - (1.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.86 sec in block)e203_hbirdv2
dir block - (0.63 sec in block)
sh - (0.42 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels.json
stage - (8 min 59 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (8 min 59 sec in block)
parallel - (8 min 58 sec in block)
parallel block (Branch: colorlight_i9) - (59 ms in block)
stage - (8 min 57 sec in block)colorlight_i9
stage block (colorlight_i9) - (8 min 57 sec in block)
lock - (8 min 56 sec in block)colorlight_i9
lock block - (7.4 sec in block)
stage - (4.5 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (3.3 sec in block)
dir - (2.4 sec in block)e203_hbirdv2
dir block - (1.9 sec in block)
echo - (0.31 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (1.2 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p e203_hbirdv2 -b colorlight_i9
stage - (1.6 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.75 sec in block)
getContext - (0.34 sec in self)
stage - (0.67 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.36 sec in block)
getContext - (0.15 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (38 sec in block)
stage - (37 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (37 sec in block)
lock - (36 sec in block)digilent_nexys4_ddr
lock block - (36 sec in block)
stage - (34 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (33 sec in block)
dir - (33 sec in block)e203_hbirdv2
dir block - (32 sec in block)
echo - (0.17 sec in self)Starting synthesis for FPGA digilent_nexys4_ddr.
sh - (32 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p e203_hbirdv2 -b digilent_nexys4_ddr
stage - (0.94 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.38 sec in block)
getContext - (0.17 sec in self)
stage - (0.66 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (0.35 sec in block)
getContext - (0.15 sec in self)
stage - (0.78 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.25 sec in self)**/test-reports/*.xml