Skip to content
StepArgumentsStatus
Start of Pipeline - (6 min 35 sec in block)
node - (6 min 34 sec in block)
node block - (2 min 58 sec in block)
stage - (4.5 sec in block)Git Clone
stage block (Git Clone) - (4 sec in block)
sh - (0.58 sec in self)rm -rf *.xml
sh - (0.45 sec in self)rm -rf mriscv
sh - (2.6 sec in self)git clone --recursive --depth=1 https://github.com/onchipuis/mriscv mriscv
stage - (1.3 sec in block)Simulation
stage block (Simulation) - (0.87 sec in block)
dir - (0.53 sec in block)mriscv
dir block - (0.31 sec in block)
echo - (0.1 sec in self)FPGA > Simulation
stage - (1.5 sec in block)Utilities
stage block (Utilities) - (1.1 sec in block)
dir - (0.8 sec in block)mriscv
dir block - (0.57 sec in block)
sh - (0.38 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (2 min 49 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (2 min 49 sec in block)
parallel - (2 min 48 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (2 min 48 sec in block)
stage - (2 min 47 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (2 min 47 sec in block)
lock - (2 min 46 sec in block)digilent_arty_a7_100t
lock block - (2 min 27 sec in block)
stage - (2 min 23 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (2 min 23 sec in block)
dir - (2 min 22 sec in block)mriscv
dir block - (2 min 22 sec in block)
echo - (0.31 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (2 min 21 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p mriscv -b digilent_arty_a7_100t
stage - (2.1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (1.5 sec in block)
dir - (1.1 sec in block)mriscv
dir block - (0.81 sec in block)
echo - (0.17 sec in self)Flashing FPGA digilent_arty_a7_100t.
sh - (0.44 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p mriscv -b digilent_arty_a7_100t -l
stage - (0.66 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.36 sec in block)
getContext - (0.15 sec in self)
stage - (0.71 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.5 sec in block)
junit - (0.25 sec in self)**/*.xml