Skip to content

Console Output

+ pwd
+ python3 /eda/processor_ci/core/labeler_prototype.py -d /var/jenkins_home/workspace/neorv32-verilog/neorv32-verilog -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
Trying to read file: /var/jenkins_home/workspace/neorv32-verilog/neorv32-verilog/neorv32/rtl/core/neorv32_application_image.vhd
Cache-related signals in uart_sim_receiver.v
Cache-related signals in testbench.v
Results saved to /jenkins/processor_ci_utils/labels/neorv32-verilog.json