Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (16 min in block)
node - (16 min in block)
node block - (16 min in block)
stage - (3.4 sec in block)Git Clone
stage block (Git Clone) - (2.8 sec in block)
sh - (0.44 sec in self)rm -rf tinyriscv
sh - (2.2 sec in self)git clone --recursive --depth=1 https://github.com/liangkangnan/tinyriscv tinyriscv
stage - (2 sec in block)Simulation
stage block (Simulation) - (1.2 sec in block)
dir - (0.88 sec in block)tinyriscv
dir block - (0.62 sec in block)
sh - (0.41 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s tinyriscv -I rtl/core/ rtl/core/clint.v rtl/core/csr_reg.v rtl/core/ctrl.v rtl/core/div.v rtl/core/ex.v rtl/core/id.v rtl/core/id_ex.v rtl/core/if_id.v rtl/core/pc_reg.v rtl/core/regs.v rtl/core/rib.v rtl/core/tinyriscv.v rtl/utils/gen_dff.v
stage - (1.8 sec in block)Utilities
stage block (Utilities) - (1.3 sec in block)
dir - (0.92 sec in block)tinyriscv
dir block - (0.63 sec in block)
sh - (0.41 sec in self)python3 /eda/processor-ci/labeler_prototype.py -d $(pwd) -c /eda/processor-ci/config.json -o /jenkins/processor_ci_utils/labels.json
stage - (16 min in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (16 min in block)
parallel - (16 min in block)
parallel block (Branch: colorlight_i9) - (50 ms in block)
stage - (6 min 4 sec in block)colorlight_i9
stage block (colorlight_i9) - (6 min 4 sec in block)
lock - (6 min 3 sec in block)colorlight_i9
lock block - (6 min 3 sec in block)
stage - (5 min 39 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (5 min 38 sec in block)
dir - (5 min 37 sec in block)tinyriscv
dir block - (5 min 37 sec in block)
echo - (0.17 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (5 min 36 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p tinyriscv -b colorlight_i9
stage - (20 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (20 sec in block)
dir - (19 sec in block)tinyriscv
dir block - (19 sec in block)
echo - (0.37 sec in self)Flashing FPGA colorlight_i9.
sh - (18 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p tinyriscv -b colorlight_i9 -l
stage - (2.3 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (2.1 sec in block)
echo - (0.22 sec in self)Testing FPGA colorlight_i9.
dir - (1.5 sec in block)tinyriscv
dir block - (1.2 sec in block)
sh - (0.47 sec in self)echo "Test for FPGA in /dev/ttyACM0"
parallel block (Branch: digilent_nexys4_ddr) - (16 min in block)
stage - (16 min in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (16 min in block)
lock - (16 min in block)digilent_nexys4_ddr
lock block - (16 min in block)
stage - (15 min in block)Synthesis and PnR
stage block (Synthesis and PnR) - (15 min in block)
dir - (15 min in block)tinyriscv
dir block - (15 min in block)
echo - (0.17 sec in self)Starting synthesis for FPGA digilent_nexys4_ddr.
sh - (15 min in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p tinyriscv -b digilent_nexys4_ddr
stage - (8.5 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (7.6 sec in block)
dir - (6.8 sec in block)tinyriscv
dir block - (6.4 sec in block)
echo - (0.33 sec in self)Flashing FPGA digilent_nexys4_ddr.
sh - (5.7 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p tinyriscv -b digilent_nexys4_ddr -l
stage - (2.8 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (2.3 sec in block)
echo - (0.43 sec in self)Testing FPGA digilent_nexys4_ddr.
dir - (1.3 sec in block)tinyriscv
dir block - (0.92 sec in block)
sh - (0.53 sec in self)echo "Test for FPGA in /dev/ttyUSB1"
stage - (1.4 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1 sec in block)
junit - (0.53 sec in self)**/test-reports/*.xml