Skip to content
Failed

Console Output

Started by timer
[Pipeline] Start of Pipeline
[Pipeline] node
Running on Jenkins in /var/jenkins_home/workspace/VexiiRiscv
[Pipeline] {
[Pipeline] stage
[Pipeline] { (Git Clone)
[Pipeline] sh
+ rm -rf *.xml
[Pipeline] sh
+ rm -rf VexiiRiscv
[Pipeline] sh
+ git clone --recursive --depth=1 https://github.com/SpinalHDL/VexiiRiscv VexiiRiscv
Cloning into 'VexiiRiscv'...
Submodule 'ext/NaxSoftware' (https://github.com/SpinalHDL/NaxSoftware.git) registered for path 'ext/NaxSoftware'
Submodule 'ext/SpinalHDL' (https://github.com/SpinalHDL/SpinalHDL.git) registered for path 'ext/SpinalHDL'
Submodule 'ext/riscv-isa-sim' (https://github.com/SpinalHDL/riscv-isa-sim.git) registered for path 'ext/riscv-isa-sim'
Submodule 'ext/rvls' (https://github.com/SpinalHDL/rvls.git) registered for path 'ext/rvls'
Cloning into '/var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv/ext/NaxSoftware'...
Cloning into '/var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv/ext/SpinalHDL'...
Cloning into '/var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv/ext/riscv-isa-sim'...
Cloning into '/var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv/ext/rvls'...
Submodule path 'ext/NaxSoftware': checked out '92e7f8aa5ae418a13cf7880facbf2da992f486a2'
Submodule path 'ext/SpinalHDL': checked out '5681e96ef265be7c54a1941ab8fc96901e89d91c'
Submodule 'tester/src/test/python/cocotblib' (https://github.com/SpinalHDL/CocotbLib.git) registered for path 'ext/SpinalHDL/tester/src/test/python/cocotblib'
Cloning into '/var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv/ext/SpinalHDL/tester/src/test/python/cocotblib'...
Submodule path 'ext/SpinalHDL/tester/src/test/python/cocotblib': checked out 'a98830423924fc89bfebae84cb802fc90d352602'
From https://github.com/SpinalHDL/riscv-isa-sim
 * branch              abbc09c2e3af63828567fc4943ec22a427470ab2 -> FETCH_HEAD
Submodule path 'ext/riscv-isa-sim': checked out 'abbc09c2e3af63828567fc4943ec22a427470ab2'
From https://github.com/SpinalHDL/rvls
 * branch            4e02056b83da46701b19a9b51824df470b65a55c -> FETCH_HEAD
Submodule path 'ext/rvls': checked out '4e02056b83da46701b19a9b51824df470b65a55c'
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Verilog Convert)
[Pipeline] dir
Running in /var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv
[Pipeline] {
[Pipeline] sh
+ sbt Test/runMain vexiiriscv.Generate --xlen 32 --with-rvm --with-rvc --with-rva --with-rvf --with-rvd --dual-issue --max-ipc --with-btb --with-gshare --with-ras --gshare-bytes 4 --btb-sets 256 --btb-hash-width 12 --with-fetch-l1 --fetch-l1 --fetch-wishbone --with-lsu-l1 --lsu-l1 --lsu-l1-wishbone --with-lsu-bypass --without-mmu --reset-vector 0 --lsu-wishbone
/var/jenkins_home/workspace/VexiiRiscv/VexiiRiscv@tmp/durable-d8255dbd/script.sh.copy: 1: sbt: Permission denied
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Simulation)
Stage "Simulation" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Utilities)
Stage "Utilities" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (FPGA Build Pipeline)
Stage "FPGA Build Pipeline" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] parallel
[Pipeline] { (Branch: digilent_arty_a7_100t)
[Pipeline] stage
[Pipeline] { (digilent_arty_a7_100t)
Stage "digilent_arty_a7_100t" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] stage
[Pipeline] { (Synthesis and PnR)
Stage "digilent_arty_a7_100t" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Flash digilent_arty_a7_100t)
Stage "digilent_arty_a7_100t" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Test digilent_arty_a7_100t)
Stage "digilent_arty_a7_100t" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
Failed in branch digilent_arty_a7_100t
[Pipeline] // parallel
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Declarative: Post Actions)
[Pipeline] junit
Recording test results
[Checks API] No suitable checks publisher found.
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
[Pipeline] // node
[Pipeline] End of Pipeline
ERROR: script returned exit code 127
Finished: FAILURE