Up

Status

Console Output

Workspace

Open Blue Ocean

Workspace

	.git
	.travis
	.Xil
	app
	asic
	fpga
	images
	lizard
	scripts
	tests
	.gitignore	Sep 17, 2026, 6:37:05 AM	137 B
	.gitmodules	Sep 17, 2026, 6:37:05 AM	131 B
	.travis.yml	Sep 17, 2026, 6:37:05 AM	1.12 KiB
	build_digilent_arty_a7_100t.tcl	Sep 17, 2026, 6:38:46 AM	2.28 KiB
	clockInfo.txt	Sep 17, 2026, 6:39:43 AM	375 B
	digilent_arty_a7_100t.bit	Sep 17, 2026, 6:40:38 AM	3.65 MiB
	digilent_arty_a7_clock_utilization.rpt	Sep 17, 2026, 6:39:47 AM	16.56 KiB
	digilent_arty_a7_control_sets.rpt	Sep 17, 2026, 6:39:47 AM	12.95 KiB
	digilent_arty_a7_drc.rpt	Sep 17, 2026, 6:40:19 AM	2.34 KiB
	digilent_arty_a7_io.rpt	Sep 17, 2026, 6:39:47 AM	96.81 KiB
	digilent_arty_a7_power.rpt	Sep 17, 2026, 6:40:19 AM	8.59 KiB
	digilent_arty_a7_route_status.rpt	Sep 17, 2026, 6:40:18 AM	651 B
	digilent_arty_a7_timing.rpt	Sep 17, 2026, 6:40:19 AM	18.47 KiB
	digilent_arty_a7_utilization_hierarchical_place.rpt	Sep 17, 2026, 6:39:47 AM	3.22 KiB
	digilent_arty_a7_utilization_place.rpt	Sep 17, 2026, 6:39:47 AM	10.57 KiB
	LICENSE	Sep 17, 2026, 6:37:05 AM	1.49 KiB
	processor_ci_defines.vh	Sep 17, 2026, 6:38:46 AM	300 B
	README.md	Sep 17, 2026, 6:37:05 AM	9.45 KiB
	setup.py	Sep 17, 2026, 6:37:05 AM	7.84 KiB
(all files in zip)