Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (32 min in block)
node - (32 min in block)
node block - (29 sec in block)
stage - (3.9 sec in block)Git Clone
stage block (Git Clone) - (3.1 sec in block)
sh - (0.88 sec in self)rm -rf simodense
sh - (1.8 sec in self)git clone --recursive --depth=1 https://github.com/pphilippos/simodense simodense
stage - (3.7 sec in block)Simulation
stage block (Simulation) - (2.6 sec in block)
dir - (1.6 sec in block)simodense
dir block - (1 sec in block)
sh - (0.68 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s FPGA_Implementation_AXI_peripheral/MAXI_ip.v FPGA_Implementation_AXI_peripheral/MAXI_ip_doublewidth.v FPGA_Implementation_AXI_peripheral/SAXI_ip.v FPGA_Implementation_AXI_peripheral/caches.v FPGA_Implementation_AXI_peripheral/cpu.v FPGA_Implementation_AXI_peripheral/custom.v FPGA_Implementation_AXI_peripheral/system.v Benchmarks/simple_vector_add/custom.v RTL_and_simulation/caches.v RTL_and_simulation/cpu.v RTL_and_simulation/custom.v RTL_and_simulation/system.v RTL_and_simulation/testbench.v
stage - (1.8 sec in block)Utilities
stage block (Utilities) - (0.71 sec in block)
getContext - (0.33 sec in self)
stage - (17 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (16 sec in block)
getContext - (0.6 sec in self)
parallel - (15 sec in block)
parallel block (Branch: colorlight_i9) - (0.13 sec in block)
stage - (12 sec in block)colorlight_i9
stage block (colorlight_i9) - (11 sec in block)
getContext - (0.67 sec in self)
stage - (3.2 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.1 sec in block)
getContext - (0.34 sec in self)
stage - (3.7 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (1.5 sec in block)
getContext - (0.32 sec in self)
stage - (2.3 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (1.1 sec in block)
getContext - (0.32 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (13 sec in block)
stage - (12 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (11 sec in block)
getContext - (0.8 sec in self)
stage - (3.3 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.4 sec in block)
getContext - (0.34 sec in self)
stage - (3.7 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (1.8 sec in block)
getContext - (0.33 sec in self)
stage - (2.3 sec in block)Test digilent_nexys4_ddr
stage block (Test digilent_nexys4_ddr) - (1.3 sec in block)
getContext - (0.32 sec in self)
stage - (1.3 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1 sec in block)
junit - (0.48 sec in self)**/test-reports/*.xml